14.4-dB CMOS D-band low-noise amplifier with 22.6-mW power consumption utilizing bias-optimization technique

Kosuke Katayama, Kyoya Takano, Shuhei Amakawa, Takeshi Yoshida, Minoru Fujishima

Research output: Chapter in Book/Report/Conference proceedingConference contribution

13 Citations (Scopus)

Abstract

In this paper, we propose a method of reducing the number of measurements when a bias optimization of an amplifier is required. We also provide a method of reconstructing an entire model of the amplifier from the reduced number of measurement results. We fabricated an eight-stage D-band low-noise amplifier (LNA) using a 65-nm CMOS technology. Applying these methods to this LNA to maximize a figure of merit, we obtained a 14.4-dB gain with ultra-low power consumption of 22.6 mW.

Original languageEnglish
Title of host publicationRFIT 2016 - 2016 IEEE International Symposium on Radio-Frequency Integration Technology
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781509012350
DOIs
Publication statusPublished - 2016 Sept 27
Externally publishedYes
Event2016 IEEE International Symposium on Radio-Frequency Integration Technology, RFIT 2016 - Taipei, Taiwan, Province of China
Duration: 2016 Aug 242016 Aug 26

Publication series

NameRFIT 2016 - 2016 IEEE International Symposium on Radio-Frequency Integration Technology

Other

Other2016 IEEE International Symposium on Radio-Frequency Integration Technology, RFIT 2016
Country/TerritoryTaiwan, Province of China
CityTaipei
Period16/8/2416/8/26

Keywords

  • Bias optimization
  • circuit modeling
  • figure of merit
  • reduction of measurement

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Electrical and Electronic Engineering
  • Instrumentation

Fingerprint

Dive into the research topics of '14.4-dB CMOS D-band low-noise amplifier with 22.6-mW power consumption utilizing bias-optimization technique'. Together they form a unique fingerprint.

Cite this