17-bit oversampling D-to-A conversion technology using multistage noise shaping

Yasuyuki Matsuya*, Kuniharu Uchimura, Atsushi Iwata, Takao Kaneko

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

47 Citations (Scopus)


A description is given of a highly stable, triple-integration two-stage noise-shaping technique and a precise differential pulse-width modulation (PWM) output method which permits greater accuracy in monolithic audio digital-to-analog (D-to-A) converters (DACs) without trimming. Based on these techniques and using 1.5-μm CMOS technology, a 17-bit 20-kHz-bandwidth DAC LSI chip with digital filters was developed. A signal-to-noise ratio (S/(N + THD)) of 101 dB and a total harmonic distortion (THD) of 0.0007% at full-scale input were obtained.

Original languageEnglish
Pages (from-to)969-975
Number of pages7
JournalIEEE Journal of Solid-State Circuits
Issue number4
Publication statusPublished - 1989
Externally publishedYes
EventSymposium on VLSI Circuits - Tokyo, Japan
Duration: 1988 Aug 221988 Aug 24

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of '17-bit oversampling D-to-A conversion technology using multistage noise shaping'. Together they form a unique fingerprint.

Cite this