1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times

T. Ohsawa; H. Koike; S. Miura; H. Honjo; K. Tokutome; S. Ikeda; T. Hanyu; H. Ohno; T. Endoh

doi:10.1109/VLSIC.2012.6243782

1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times

T. Ohsawa^*, H. Koike, S. Miura, H. Honjo, K. Tokutome, S. Ikeda, T. Hanyu, H. Ohno, T. Endoh

^*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

59 Citations (Scopus)

Abstract

A 1Mb nonvolatile STT-RAM using the 4T-2MTJ cell is designed and fabricated using 90nm CMOS and MTJ processes. 32 cells along a word line (WL) are simultaneously power-gated with quick wake-up/power-off times of 1.0ns/200ps, respectively, to reduce operation power and to eliminate standby power of the chip. The cell is experimentally shown to retain data with static noise margin (SNM) 0.32V under V _dd=1V. The 1Mb chip with 2.19μm ² cell is successfully operated with array access time of 8ns and read power of 10.7mW under 10ns cycle. The macro size of 1Mb STT-RAM is predicted to become smaller than the 1Mb 6T-SRAM in 45nm and beyond.

Original language	English
Title of host publication	2012 Symposium on VLSI Circuits, VLSIC 2012
Pages	46-47
Number of pages	2
DOIs	https://doi.org/10.1109/VLSIC.2012.6243782
Publication status	Published - 2012 Sept 28
Externally published	Yes
Event	2012 Symposium on VLSI Circuits, VLSIC 2012 - Honolulu, HI, United States Duration: 2012 Jun 13 → 2012 Jun 15

Publication series

Name	IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Other

Other	2012 Symposium on VLSI Circuits, VLSIC 2012
Country/Territory	United States
City	Honolulu, HI
Period	12/6/13 → 12/6/15

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/VLSIC.2012.6243782

Cite this

Ohsawa, T., Koike, H., Miura, S., Honjo, H., Tokutome, K., Ikeda, S., Hanyu, T., Ohno, H., & Endoh, T. (2012). 1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times. In 2012 Symposium on VLSI Circuits, VLSIC 2012 (pp. 46-47). Article 6243782 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers). https://doi.org/10.1109/VLSIC.2012.6243782

1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times. / Ohsawa, T.; Koike, H.; Miura, S. et al.
2012 Symposium on VLSI Circuits, VLSIC 2012. 2012. p. 46-47 6243782 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Ohsawa, T, Koike, H, Miura, S, Honjo, H, Tokutome, K, Ikeda, S, Hanyu, T, Ohno, H & Endoh, T 2012, 1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times. in 2012 Symposium on VLSI Circuits, VLSIC 2012., 6243782, IEEE Symposium on VLSI Circuits, Digest of Technical Papers, pp. 46-47, 2012 Symposium on VLSI Circuits, VLSIC 2012, Honolulu, HI, United States, 12/6/13. https://doi.org/10.1109/VLSIC.2012.6243782

Ohsawa T, Koike H, Miura S, Honjo H, Tokutome K, Ikeda S et al. 1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times. In 2012 Symposium on VLSI Circuits, VLSIC 2012. 2012. p. 46-47. 6243782. (IEEE Symposium on VLSI Circuits, Digest of Technical Papers). doi: 10.1109/VLSIC.2012.6243782

@inproceedings{858ecc03ed4f4bc3b93d3fce9776a8ef,

title = "1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times",

abstract = "A 1Mb nonvolatile STT-RAM using the 4T-2MTJ cell is designed and fabricated using 90nm CMOS and MTJ processes. 32 cells along a word line (WL) are simultaneously power-gated with quick wake-up/power-off times of 1.0ns/200ps, respectively, to reduce operation power and to eliminate standby power of the chip. The cell is experimentally shown to retain data with static noise margin (SNM) 0.32V under V dd=1V. The 1Mb chip with 2.19μm 2 cell is successfully operated with array access time of 8ns and read power of 10.7mW under 10ns cycle. The macro size of 1Mb STT-RAM is predicted to become smaller than the 1Mb 6T-SRAM in 45nm and beyond.",

author = "T. Ohsawa and H. Koike and S. Miura and H. Honjo and K. Tokutome and S. Ikeda and T. Hanyu and H. Ohno and T. Endoh",

year = "2012",

month = sep,

day = "28",

doi = "10.1109/VLSIC.2012.6243782",

language = "English",

isbn = "9781467308458",

series = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

pages = "46--47",

booktitle = "2012 Symposium on VLSI Circuits, VLSIC 2012",

note = "2012 Symposium on VLSI Circuits, VLSIC 2012 ; Conference date: 13-06-2012 Through 15-06-2012",

}

TY - GEN

T1 - 1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times

AU - Ohsawa, T.

AU - Koike, H.

AU - Miura, S.

AU - Honjo, H.

AU - Tokutome, K.

AU - Ikeda, S.

AU - Hanyu, T.

AU - Ohno, H.

AU - Endoh, T.

PY - 2012/9/28

Y1 - 2012/9/28

N2 - A 1Mb nonvolatile STT-RAM using the 4T-2MTJ cell is designed and fabricated using 90nm CMOS and MTJ processes. 32 cells along a word line (WL) are simultaneously power-gated with quick wake-up/power-off times of 1.0ns/200ps, respectively, to reduce operation power and to eliminate standby power of the chip. The cell is experimentally shown to retain data with static noise margin (SNM) 0.32V under V dd=1V. The 1Mb chip with 2.19μm 2 cell is successfully operated with array access time of 8ns and read power of 10.7mW under 10ns cycle. The macro size of 1Mb STT-RAM is predicted to become smaller than the 1Mb 6T-SRAM in 45nm and beyond.

AB - A 1Mb nonvolatile STT-RAM using the 4T-2MTJ cell is designed and fabricated using 90nm CMOS and MTJ processes. 32 cells along a word line (WL) are simultaneously power-gated with quick wake-up/power-off times of 1.0ns/200ps, respectively, to reduce operation power and to eliminate standby power of the chip. The cell is experimentally shown to retain data with static noise margin (SNM) 0.32V under V dd=1V. The 1Mb chip with 2.19μm 2 cell is successfully operated with array access time of 8ns and read power of 10.7mW under 10ns cycle. The macro size of 1Mb STT-RAM is predicted to become smaller than the 1Mb 6T-SRAM in 45nm and beyond.

UR - http://www.scopus.com/inward/record.url?scp=84866615538&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84866615538&partnerID=8YFLogxK

U2 - 10.1109/VLSIC.2012.6243782

DO - 10.1109/VLSIC.2012.6243782

M3 - Conference contribution

AN - SCOPUS:84866615538

SN - 9781467308458

T3 - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

SP - 46

EP - 47

BT - 2012 Symposium on VLSI Circuits, VLSIC 2012

T2 - 2012 Symposium on VLSI Circuits, VLSIC 2012

Y2 - 13 June 2012 through 15 June 2012

ER -

1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this