A 45nm 0.6V cross-point 8T SRAM with negative biased read/write assist

M. Yabuuchi*, K. Nii, Y. Tsukamoto, S. Ohbayashi, Y. Nakase, H. Shinohara

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

70 Citations (Scopus)


We propose a new design solution for embedded SRAM macros with cross point 8T-SRAM for low operating voltage and power. A negative bias technique for VSS and bitline (BL) enables us to achieve not only low power and high access speed, but also the large cell stability and write ability. Using 45-nm CMOS technology, we fabricated the SRAM macro based on our proposal and confirmed that the 1Mbit-SRAM successfully operated at 0.6V. The active power is reduced by 66%, compared to the conventional 6T-SRAM.

Original languageEnglish
Title of host publication2009 Symposium on VLSI Circuits
Number of pages2
Publication statusPublished - 2009 Nov 18
Externally publishedYes
Event2009 Symposium on VLSI Circuits - Kyoto, Japan
Duration: 2009 Jun 162009 Jun 18

Publication series

NameIEEE Symposium on VLSI Circuits, Digest of Technical Papers


Other2009 Symposium on VLSI Circuits


  • 45nm
  • 8T
  • Assist circuit
  • Cross point
  • DVFS
  • SRAM

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering


Dive into the research topics of 'A 45nm 0.6V cross-point 8T SRAM with negative biased read/write assist'. Together they form a unique fingerprint.

Cite this