A 66-dBc fundamental suppression frequency doubler IC for UWB sensor applications

Jiangtao Sun*, Qing Liu, Yong Ju Suh, Takayuki Shibata, Toshihiko Yoshimasu

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

2 Citations (Scopus)


A balanced push-push frequency doubler has been demonstrated in 0.25-μm SOI (Silicon on Insulator) SiGe BiCMOS technology operating from 22 GHz to 29 GHz with high fundamental frequency suppression and high conversion gain. A series LC resonator circuit is connected in parallel with the differential outputs of the doubler core circuit. The LC resonator is effective to improve the fundamental frequency suppression. In addition, the LC resonator works as a matching circuit between the output of the doubler core and the input of the output buffer amplifier, which increases the conversion gain of the whole circuit. A measured fundamental frequency suppression of greater than 46 dBc is achieved at an input power of -10 dBm in the output frequency band of 22-29 GHz. Moreover, maximum fundamental frequency suppression of 66 dBc is achieved at an input frequency of 13 GHz and an input power of -10 dBm. The frequency doubler works at a supply voltage of 3.3V.

Original languageEnglish
Pages (from-to)575-581
Number of pages7
JournalIEICE Transactions on Electronics
Issue number4
Publication statusPublished - 2011 Apr


  • Frequency doubler
  • High conversion gain
  • High suppression
  • Low input power
  • UWB senser

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering


Dive into the research topics of 'A 66-dBc fundamental suppression frequency doubler IC for UWB sensor applications'. Together they form a unique fingerprint.

Cite this