A floating-body cell fully compatible with 90-nm CMOS technology node for a 128-Mb SOI DRAM and its scalability

Takeshi Hamamoto; Yoshihiro Minami; Tomoaki Shino; Naoki Kusunoki; Hiroomi Nakajima; Mutsuo Morikado; Takashi Yamada; Kazumi Inoh; Atsushi Sakamoto; Tomoki Higashi; Katsuyuki Fujita; Kozuke Hatsuda; Takashi Ohsawa; Akihiro Nitayama

doi:10.1109/TED.2006.890597

A floating-body cell fully compatible with 90-nm CMOS technology node for a 128-Mb SOI DRAM and its scalability

Takeshi Hamamoto^*, Yoshihiro Minami, Tomoaki Shino, Naoki Kusunoki, Hiroomi Nakajima, Mutsuo Morikado, Takashi Yamada, Kazumi Inoh, Atsushi Sakamoto, Tomoki Higashi, Katsuyuki Fujita, Kozuke Hatsuda, Takashi Ohsawa, Akihiro Nitayama

^*Corresponding author for this work

Research output: Contribution to journal › Article › peer-review

26 Citations (Scopus)

Abstract

A 128-Mb silicon-on-insulator dynamic random access memory with floating-body cell (FBC) has been successfully developed for the first time. Two technologies have been newly implemented, namely: 1) the optimized well structure and 2) Cu wiring. The well design has been optimized both for the array device and the peripheral circuit in order to realize full functionality and good retention characteristics. Cu wiring has been used for the bit line and the source line, which increases the signal of the worst bit in the array and also realizes full compatibility with the standard CMOS process. Scalability of FBC down to 45-nm CMOS technology node has been investigated by a device simulation. The signal and the maximum electric field can be maintained constant with the reduction of the device dimensions and the operation voltage.

Original language	English
Pages (from-to)	563-571
Number of pages	9
Journal	IEEE Transactions on Electron Devices
Volume	54
Issue number	3
DOIs	https://doi.org/10.1109/TED.2006.890597
Publication status	Published - 2007 Mar
Externally published	Yes

Keywords

DRAM chips
Hot carriers
MOSFETs
Silicon-on-insulator (SOI) technology

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/TED.2006.890597

Cite this

Hamamoto, T., Minami, Y., Shino, T., Kusunoki, N., Nakajima, H., Morikado, M., Yamada, T., Inoh, K., Sakamoto, A., Higashi, T., Fujita, K., Hatsuda, K., Ohsawa, T., & Nitayama, A. (2007). A floating-body cell fully compatible with 90-nm CMOS technology node for a 128-Mb SOI DRAM and its scalability. IEEE Transactions on Electron Devices, 54(3), 563-571. https://doi.org/10.1109/TED.2006.890597

Hamamoto, T, Minami, Y, Shino, T, Kusunoki, N, Nakajima, H, Morikado, M, Yamada, T, Inoh, K, Sakamoto, A, Higashi, T, Fujita, K, Hatsuda, K, Ohsawa, T & Nitayama, A 2007, 'A floating-body cell fully compatible with 90-nm CMOS technology node for a 128-Mb SOI DRAM and its scalability', IEEE Transactions on Electron Devices, vol. 54, no. 3, pp. 563-571. https://doi.org/10.1109/TED.2006.890597

@article{78786cae5d5b4f1894d2100b89fb7df0,

title = "A floating-body cell fully compatible with 90-nm CMOS technology node for a 128-Mb SOI DRAM and its scalability",

abstract = "A 128-Mb silicon-on-insulator dynamic random access memory with floating-body cell (FBC) has been successfully developed for the first time. Two technologies have been newly implemented, namely: 1) the optimized well structure and 2) Cu wiring. The well design has been optimized both for the array device and the peripheral circuit in order to realize full functionality and good retention characteristics. Cu wiring has been used for the bit line and the source line, which increases the signal of the worst bit in the array and also realizes full compatibility with the standard CMOS process. Scalability of FBC down to 45-nm CMOS technology node has been investigated by a device simulation. The signal and the maximum electric field can be maintained constant with the reduction of the device dimensions and the operation voltage.",

keywords = "DRAM chips, Hot carriers, MOSFETs, Silicon-on-insulator (SOI) technology",

author = "Takeshi Hamamoto and Yoshihiro Minami and Tomoaki Shino and Naoki Kusunoki and Hiroomi Nakajima and Mutsuo Morikado and Takashi Yamada and Kazumi Inoh and Atsushi Sakamoto and Tomoki Higashi and Katsuyuki Fujita and Kozuke Hatsuda and Takashi Ohsawa and Akihiro Nitayama",

year = "2007",

month = mar,

doi = "10.1109/TED.2006.890597",

language = "English",

volume = "54",

pages = "563--571",

journal = "IEEE Transactions on Electron Devices",

issn = "0018-9383",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "3",

}

TY - JOUR

T1 - A floating-body cell fully compatible with 90-nm CMOS technology node for a 128-Mb SOI DRAM and its scalability

AU - Hamamoto, Takeshi

AU - Minami, Yoshihiro

AU - Shino, Tomoaki

AU - Kusunoki, Naoki

AU - Nakajima, Hiroomi

AU - Morikado, Mutsuo

AU - Yamada, Takashi

AU - Inoh, Kazumi

AU - Sakamoto, Atsushi

AU - Higashi, Tomoki

AU - Fujita, Katsuyuki

AU - Hatsuda, Kozuke

AU - Ohsawa, Takashi

AU - Nitayama, Akihiro

PY - 2007/3

Y1 - 2007/3

N2 - A 128-Mb silicon-on-insulator dynamic random access memory with floating-body cell (FBC) has been successfully developed for the first time. Two technologies have been newly implemented, namely: 1) the optimized well structure and 2) Cu wiring. The well design has been optimized both for the array device and the peripheral circuit in order to realize full functionality and good retention characteristics. Cu wiring has been used for the bit line and the source line, which increases the signal of the worst bit in the array and also realizes full compatibility with the standard CMOS process. Scalability of FBC down to 45-nm CMOS technology node has been investigated by a device simulation. The signal and the maximum electric field can be maintained constant with the reduction of the device dimensions and the operation voltage.

AB - A 128-Mb silicon-on-insulator dynamic random access memory with floating-body cell (FBC) has been successfully developed for the first time. Two technologies have been newly implemented, namely: 1) the optimized well structure and 2) Cu wiring. The well design has been optimized both for the array device and the peripheral circuit in order to realize full functionality and good retention characteristics. Cu wiring has been used for the bit line and the source line, which increases the signal of the worst bit in the array and also realizes full compatibility with the standard CMOS process. Scalability of FBC down to 45-nm CMOS technology node has been investigated by a device simulation. The signal and the maximum electric field can be maintained constant with the reduction of the device dimensions and the operation voltage.

KW - DRAM chips

KW - Hot carriers

KW - MOSFETs

KW - Silicon-on-insulator (SOI) technology

UR - http://www.scopus.com/inward/record.url?scp=33947625047&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33947625047&partnerID=8YFLogxK

U2 - 10.1109/TED.2006.890597

DO - 10.1109/TED.2006.890597

M3 - Article

AN - SCOPUS:33947625047

SN - 0018-9383

VL - 54

SP - 563

EP - 571

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

IS - 3

ER -

A floating-body cell fully compatible with 90-nm CMOS technology node for a 128-Mb SOI DRAM and its scalability

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this