TY - JOUR
T1 - A Frame-Parallel 2 Gpixel/s Video Decoder Chip for UHDTV and 3-DTV/FTV Applications
AU - Zhou, Jinjia
AU - Zhou, Dajiang
AU - Zhu, Jiayi
AU - Goto, Satoshi
PY - 2015/2/26
Y1 - 2015/2/26
N2 - The first single-chip design that supports real-time H.264/Advanced Video Coding decoding of $8$k (7680 x 4320) 60 frames/s is realized. It also supports multiview decoding for up to 32 720p views or 16 1080p views. To significantly improve the throughput and reduce the memory bandwidth requirement, frame-level parallelism is exploited for the proposed design. First, a frame dependency protection scheme enables frame-parallel decoding, by reusing multiple replicas of an existing design. This results in a system throughput of 2 Gpixels/s, at least 3.75 times better than previous chips. Moreover, a reference window synchronization scheme and a 2-level hybrid caching structure are proposed to achieve 44% memory bandwidth reduction of motion compensation, by utilizing frame-level data reuse. The bandwidth reduction results in 22% Dynamic Random-Access Memory power saving of the whole decoder.
AB - The first single-chip design that supports real-time H.264/Advanced Video Coding decoding of $8$k (7680 x 4320) 60 frames/s is realized. It also supports multiview decoding for up to 32 720p views or 16 1080p views. To significantly improve the throughput and reduce the memory bandwidth requirement, frame-level parallelism is exploited for the proposed design. First, a frame dependency protection scheme enables frame-parallel decoding, by reusing multiple replicas of an existing design. This results in a system throughput of 2 Gpixels/s, at least 3.75 times better than previous chips. Moreover, a reference window synchronization scheme and a 2-level hybrid caching structure are proposed to achieve 44% memory bandwidth reduction of motion compensation, by utilizing frame-level data reuse. The bandwidth reduction results in 22% Dynamic Random-Access Memory power saving of the whole decoder.
UR - http://www.scopus.com/inward/record.url?scp=84923667029&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84923667029&partnerID=8YFLogxK
U2 - 10.1109/TVLSI.2014.2385780
DO - 10.1109/TVLSI.2014.2385780
M3 - Article
AN - SCOPUS:84959465355
SN - 1063-8210
JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems
JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems
ER -