Abstract
In this paper, we propose a generalized V-shaped multilevel floorplanning method with consideration of fixedoutline constraint. The Sequence Pair is used as the floorplan representation. The proposed multilevel method (ML-IARFP) adopts a two-stage structure: top-down partitioning and floorplanning followed by bottom-up merging and refinement. At the first stage, we recursively partition and floorplan the circuits until there are limited number blocks in each sub-circuit. Since we use a multi-partitioning instead of bi-partitioning, general non-slicing floorplan structures are explored in each level, which potentially lead to more effective exploration of the solution space. At the second stage, using a multilevel sequence pair structure, we recursively merge the sub-circuits into bigger circuits and do the refinement. Compared with IMF, Capo 10.2 and IARFP, MLIARFP obtained the best results under fixed-outline constraints, and compared with IARFP, it achieved 9% wirelength reduction on average and showed a better scalability.
Original language | English |
---|---|
Title of host publication | Proceedings of the 10th International Symposium on Quality Electronic Design, ISQED 2009 |
Pages | 734-739 |
Number of pages | 6 |
DOIs | |
Publication status | Published - 2009 |
Event | 10th International Symposium on Quality Electronic Design, ISQED 2009 - San Jose, CA Duration: 2009 Mar 16 → 2009 Mar 18 |
Other
Other | 10th International Symposium on Quality Electronic Design, ISQED 2009 |
---|---|
City | San Jose, CA |
Period | 09/3/16 → 09/3/18 |
Keywords
- Fixed-outline
- Floorplanning
- Multilevel framework
- Partitioning
- Sequence pair
ASJC Scopus subject areas
- Hardware and Architecture
- Electrical and Electronic Engineering