A locality-aware hybrid NoC configuration algorithm utilizing the communication volume among IP cores

Seungju Lee*, Masao Yanagisawa, Nozomu Togawa

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)


Network-on-chip (NoC) architectures have emerged as a promising solution to the lack of scalability in multi-processor systems-onchips (MPSoCs). With the explosive growth in the usage of multimedia applications, it is expected that NoC serves as a multimedia server supporting multi-class services. In this paper, we propose a configuration algorithm for a hybrid bus-NoC architecture together with simulation results. Our target architecture is a hybrid bus-NoC architecture, called busmesh NoC, which is a generalized version of a hybrid NoC with local buses. In our BMNoC configuration algorithm, cores which have a heavy communication volume between them are mapped in a cluster node (CN) and connected by a local bus. CNs can have communication with each other via edge switches (ESes) and mesh routers (MRs). With this hierarchical communication network, our proposed algorithm can improve the latency as compared with conventional methods. Several realistic applications applied to our algorithm illustrate the better performance than earlier studies and feasibility of our proposed algorithm.

Original languageEnglish
Pages (from-to)1538-1549
Number of pages12
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Issue number9
Publication statusPublished - 2012 Sept


  • Busmesh NoC (BMNoC)
  • Hierarchical NoC
  • Hybrid NoC algorithm
  • Network-on-chip (NoC)

ASJC Scopus subject areas

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering
  • Applied Mathematics


Dive into the research topics of 'A locality-aware hybrid NoC configuration algorithm utilizing the communication volume among IP cores'. Together they form a unique fingerprint.

Cite this