Abstract
In this paper a new low power BIST methodology by altering the structure of linear feedback shift register (LFSR) is proposed. In pseudo-random test mode, the efficiency of the vectors decreases sharply as the test progresses. For low power consumption during test mode, the proposed approach ignores the non-detecting vectors by altering the structure of LFSR. Note that altering the structure of LFSR is efficient, and its has no impact on the fault coverage.
Original language | English |
---|---|
Pages | 646-649 |
Number of pages | 4 |
Publication status | Published - 2001 |
Externally published | Yes |
Event | 4th International Conference on ASIC Proceedings - Shanghai, China Duration: 2001 Oct 23 → 2001 Oct 25 |
Conference
Conference | 4th International Conference on ASIC Proceedings |
---|---|
Country/Territory | China |
City | Shanghai |
Period | 01/10/23 → 01/10/25 |
ASJC Scopus subject areas
- Engineering(all)