A performance enhanced dual-switch network-on-chip architecture

Lian Zeng, Xin Jiang, Takahiro Watanabe

Research output: Contribution to journalArticlepeer-review


With rapid progress in semiconductor technology, Network-on-Chip (NoC) becomes an attractive solution for future systems on chip (SoC). The network performance depends critically on the performance of packets routing. The delay of router and packets contention can significantly affect network latency and throughput. As the network becomes more congested, packets will be blocked more frequently. It would result in degrading the network performance. In this article, we propose an innovative dual-switch allocation (DSA) design. By introducing DSA design, we can make utmost use of idle output ports to reduce packets contention delay, meanwhile, without increasing router delay. Experimental results show that our design significantly achieves the performance improvement in terms of throughput and latency at the cost of very little power and area overhead.

Original languageEnglish
Pages (from-to)85-94
Number of pages10
JournalIPSJ Transactions on System LSI Design Methodology
Publication statusPublished - 2015 Feb 1


  • Dual-switch
  • Network-on-chip
  • Performance enhanced

ASJC Scopus subject areas

  • Computer Science Applications
  • Electrical and Electronic Engineering


Dive into the research topics of 'A performance enhanced dual-switch network-on-chip architecture'. Together they form a unique fingerprint.

Cite this