Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application

Yiqing Huang; Takeshi Ikenaga

doi:10.1109/ASICON.2009.5351583

Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application

Yiqing Huang^*, Takeshi Ikenaga

^*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

In this paper, we contribute two reconfigurable integer motion estimation (IME) architectures (namely RSADT and RPPSAD) based on adaptive algorithm. Firstly, based on the pixel difference analysis, the spatial redundancy is further exploited and three subsampling patterns are selected adaptively. Secondly, in order to keep full data reuse, we propose an architecture level data organization for RSADT architecture. For RPPSAD, we apply pixel classification and memory organization to keeps full data reuse. An interactive data loading scheme is proposed to reduce power dissipation. Experiments show that, with some extra hardware, our RSADT can averagely achieve 65.86% reduction in processing time; as for RPPSAD, it can save 25.4% to 39.8% power dissipation when processing typical HDTV720p sequences.

Original language	English
Title of host publication	ASICON 2009 - Proceedings, 2009 8th IEEE International Conference on ASIC
Pages	163-166
Number of pages	4
DOIs	https://doi.org/10.1109/ASICON.2009.5351583
Publication status	Published - 2009 Dec 1
Externally published	Yes
Event	2009 8th IEEE International Conference on ASIC, ASICON 2009 - Changsha, China Duration: 2009 Oct 20 → 2009 Oct 23

Publication series

Name	ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC

Other

Other	2009 8th IEEE International Conference on ASIC, ASICON 2009
Country/Territory	China
City	Changsha
Period	09/10/20 → 09/10/23

Keywords

Adaptive algorithm
H.264/AVC
Reconfigurable architecture

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/ASICON.2009.5351583

Cite this

Huang, Y., & Ikenaga, T. (2009). Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application. In ASICON 2009 - Proceedings, 2009 8th IEEE International Conference on ASIC (pp. 163-166). Article 5351583 (ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC). https://doi.org/10.1109/ASICON.2009.5351583

Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application. / Huang, Yiqing; Ikenaga, Takeshi.
ASICON 2009 - Proceedings, 2009 8th IEEE International Conference on ASIC. 2009. p. 163-166 5351583 (ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Huang, Y & Ikenaga, T 2009, Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application. in ASICON 2009 - Proceedings, 2009 8th IEEE International Conference on ASIC., 5351583, ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC, pp. 163-166, 2009 8th IEEE International Conference on ASIC, ASICON 2009, Changsha, China, 09/10/20. https://doi.org/10.1109/ASICON.2009.5351583

@inproceedings{22d487cbdfe3465f8dce30a7ac215c35,

title = "Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application",

abstract = "In this paper, we contribute two reconfigurable integer motion estimation (IME) architectures (namely RSADT and RPPSAD) based on adaptive algorithm. Firstly, based on the pixel difference analysis, the spatial redundancy is further exploited and three subsampling patterns are selected adaptively. Secondly, in order to keep full data reuse, we propose an architecture level data organization for RSADT architecture. For RPPSAD, we apply pixel classification and memory organization to keeps full data reuse. An interactive data loading scheme is proposed to reduce power dissipation. Experiments show that, with some extra hardware, our RSADT can averagely achieve 65.86% reduction in processing time; as for RPPSAD, it can save 25.4% to 39.8% power dissipation when processing typical HDTV720p sequences.",

keywords = "Adaptive algorithm, H.264/AVC, Reconfigurable architecture",

author = "Yiqing Huang and Takeshi Ikenaga",

year = "2009",

month = dec,

day = "1",

doi = "10.1109/ASICON.2009.5351583",

language = "English",

isbn = "9781424438686",

series = "ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC",

pages = "163--166",

booktitle = "ASICON 2009 - Proceedings, 2009 8th IEEE International Conference on ASIC",

note = "2009 8th IEEE International Conference on ASIC, ASICON 2009 ; Conference date: 20-10-2009 Through 23-10-2009",

}

TY - GEN

T1 - Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application

AU - Huang, Yiqing

AU - Ikenaga, Takeshi

PY - 2009/12/1

Y1 - 2009/12/1

N2 - In this paper, we contribute two reconfigurable integer motion estimation (IME) architectures (namely RSADT and RPPSAD) based on adaptive algorithm. Firstly, based on the pixel difference analysis, the spatial redundancy is further exploited and three subsampling patterns are selected adaptively. Secondly, in order to keep full data reuse, we propose an architecture level data organization for RSADT architecture. For RPPSAD, we apply pixel classification and memory organization to keeps full data reuse. An interactive data loading scheme is proposed to reduce power dissipation. Experiments show that, with some extra hardware, our RSADT can averagely achieve 65.86% reduction in processing time; as for RPPSAD, it can save 25.4% to 39.8% power dissipation when processing typical HDTV720p sequences.

AB - In this paper, we contribute two reconfigurable integer motion estimation (IME) architectures (namely RSADT and RPPSAD) based on adaptive algorithm. Firstly, based on the pixel difference analysis, the spatial redundancy is further exploited and three subsampling patterns are selected adaptively. Secondly, in order to keep full data reuse, we propose an architecture level data organization for RSADT architecture. For RPPSAD, we apply pixel classification and memory organization to keeps full data reuse. An interactive data loading scheme is proposed to reduce power dissipation. Experiments show that, with some extra hardware, our RSADT can averagely achieve 65.86% reduction in processing time; as for RPPSAD, it can save 25.4% to 39.8% power dissipation when processing typical HDTV720p sequences.

KW - Adaptive algorithm

KW - H.264/AVC

KW - Reconfigurable architecture

UR - http://www.scopus.com/inward/record.url?scp=77949350040&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77949350040&partnerID=8YFLogxK

U2 - 10.1109/ASICON.2009.5351583

DO - 10.1109/ASICON.2009.5351583

M3 - Conference contribution

AN - SCOPUS:77949350040

SN - 9781424438686

T3 - ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC

SP - 163

EP - 166

BT - ASICON 2009 - Proceedings, 2009 8th IEEE International Conference on ASIC

T2 - 2009 8th IEEE International Conference on ASIC, ASICON 2009

Y2 - 20 October 2009 through 23 October 2009

ER -

Analysis of adaptive algorithm to power aware design for H.264/AVC integer motion estimation engine in HDTV application

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this