Buffer planning for 3D ICs

Sheqin Dong*, Hongjie Bai, Xianlong Hong, Satoshi Goto

*Corresponding author for this work

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    4 Citations (Scopus)


    With recent advance of VLSI design, interconnect delay plays dominant role in the chip performance. 3D integration, which stacks multiple device layers, greatly reduces interconnect delay. Buffer insertion, as another approach to reduce wire delay, is still necessary to further optimize interconnects. In this paper, a buffer planning algorithm at floorplanning stage for 3D ICs is proposed. Firstly, we reduce buffer insertion to a dynamic programming path problem. Then we show its potential to handle the 3D buffer insertion problem. At the same time, vertical interlayer vias are also planned. At last, buffer planning is integrated with floorplanning to optimize the packing so that not only area and wire length reach a satisfying value, timing performance is also optimized.

    Original languageEnglish
    Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
    Number of pages4
    Publication statusPublished - 2009
    Event2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009 - Taipei
    Duration: 2009 May 242009 May 27


    Other2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering


    Dive into the research topics of 'Buffer planning for 3D ICs'. Together they form a unique fingerprint.

    Cite this