TY - JOUR
T1 - Efficient dummy filling methods to reduce interconnect capacitance and number of dummy metal fills
AU - Kurokawa, Atsushi
AU - Kanamoto, Toshiki
AU - Ibe, Tetsuya
AU - Kasebe, Akira
AU - Chang, Wei Fong
AU - Kage, Tetsuro
AU - Inoue, Yasuaki
AU - Masuda, Hiroo
PY - 2005/12
Y1 - 2005/12
N2 - Floating dummy metal fills inserted for planarization of multi-dielectric layers have created serious problems because of increased interconnect capacitance and the enormous number of fills. We present new dummy filling methods to reduce the interconnect capacitance and the number of dummy metal fills needed. These techniques include three ways of filling: 1) improved floating square fills, 2) floating parallel lines, and 3) floating perpendicular lines (with spacing between dummy metal fills above and below signal lines). We also present efficient formulas for estimating the appropriate spacing and number of fills. In our experiments, the capacitance increase using the conventional regular square method was 13.1%, while that using the methods of improved square fills, extended parallel lines, and perpendicular lines were 2.7%, 2.4%, and 1.0%, respectively. Moreover, the number of necessary dummy metal fills can be reduced by two orders of magnitude through use of the parallel line method.
AB - Floating dummy metal fills inserted for planarization of multi-dielectric layers have created serious problems because of increased interconnect capacitance and the enormous number of fills. We present new dummy filling methods to reduce the interconnect capacitance and the number of dummy metal fills needed. These techniques include three ways of filling: 1) improved floating square fills, 2) floating parallel lines, and 3) floating perpendicular lines (with spacing between dummy metal fills above and below signal lines). We also present efficient formulas for estimating the appropriate spacing and number of fills. In our experiments, the capacitance increase using the conventional regular square method was 13.1%, while that using the methods of improved square fills, extended parallel lines, and perpendicular lines were 2.7%, 2.4%, and 1.0%, respectively. Moreover, the number of necessary dummy metal fills can be reduced by two orders of magnitude through use of the parallel line method.
KW - CMP
KW - Dummy fill
KW - Dummy metal
KW - Interconnect capacitance
UR - http://www.scopus.com/inward/record.url?scp=29144437272&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=29144437272&partnerID=8YFLogxK
U2 - 10.1093/ietfec/e88-a.12.3471
DO - 10.1093/ietfec/e88-a.12.3471
M3 - Article
AN - SCOPUS:29144437272
SN - 0916-8508
VL - E88-A
SP - 3471
EP - 3477
JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
IS - 12
ER -