Hardware/software codesign method for a general purpose reconfigurable co-processor

Shinji Kimura; Mitsuteru Yukishita; Yasufumi Itou; Akira Nagoya; Makoto Hirao; Katumasa Watanabe

Hardware/software codesign method for a general purpose reconfigurable co-processor

Shinji Kimura^*, Mitsuteru Yukishita, Yasufumi Itou, Akira Nagoya, Makoto Hirao, Katumasa Watanabe

^*Corresponding author for this work

Research output: Contribution to conference › Paper › peer-review

2 Citations (Scopus)

Abstract

This paper shows a hardware/software codesign method for a computer system with a reconfigurable co-processor. The reconfigurable co-processor is constructed from FPGA's, internal cache and a control part, and is connected to the system bus of the computer system. This paper shows the architecture of the reconfigurable co-processor, a hardware/software separation method and a co-operation method via the DMA based memory sharing. We also show cooperation examples and the effectiveness of our approach for the fast execution of user processes.

Original language	English
Pages	147-151
Number of pages	5
Publication status	Published - 1997 Jan 1
Externally published	Yes
Event	Proceedings of the 1997 5th International Workshop on Hardware/Software Codesign, CODES/CASHE'97 - Braunschweig, Ger Duration: 1997 Mar 24 → 1997 Mar 26

Other

Other	Proceedings of the 1997 5th International Workshop on Hardware/Software Codesign, CODES/CASHE'97
City	Braunschweig, Ger
Period	97/3/24 → 97/3/26

ASJC Scopus subject areas

Hardware and Architecture

Cite this

@conference{3b3bfb23d48144d28b17781b070cc350,

title = "Hardware/software codesign method for a general purpose reconfigurable co-processor",

abstract = "This paper shows a hardware/software codesign method for a computer system with a reconfigurable co-processor. The reconfigurable co-processor is constructed from FPGA's, internal cache and a control part, and is connected to the system bus of the computer system. This paper shows the architecture of the reconfigurable co-processor, a hardware/software separation method and a co-operation method via the DMA based memory sharing. We also show cooperation examples and the effectiveness of our approach for the fast execution of user processes.",

author = "Shinji Kimura and Mitsuteru Yukishita and Yasufumi Itou and Akira Nagoya and Makoto Hirao and Katumasa Watanabe",

year = "1997",

month = jan,

day = "1",

language = "English",

pages = "147--151",

note = "Proceedings of the 1997 5th International Workshop on Hardware/Software Codesign, CODES/CASHE'97 ; Conference date: 24-03-1997 Through 26-03-1997",

}

TY - CONF

T1 - Hardware/software codesign method for a general purpose reconfigurable co-processor

AU - Kimura, Shinji

AU - Yukishita, Mitsuteru

AU - Itou, Yasufumi

AU - Nagoya, Akira

AU - Hirao, Makoto

AU - Watanabe, Katumasa

PY - 1997/1/1

Y1 - 1997/1/1

N2 - This paper shows a hardware/software codesign method for a computer system with a reconfigurable co-processor. The reconfigurable co-processor is constructed from FPGA's, internal cache and a control part, and is connected to the system bus of the computer system. This paper shows the architecture of the reconfigurable co-processor, a hardware/software separation method and a co-operation method via the DMA based memory sharing. We also show cooperation examples and the effectiveness of our approach for the fast execution of user processes.

AB - This paper shows a hardware/software codesign method for a computer system with a reconfigurable co-processor. The reconfigurable co-processor is constructed from FPGA's, internal cache and a control part, and is connected to the system bus of the computer system. This paper shows the architecture of the reconfigurable co-processor, a hardware/software separation method and a co-operation method via the DMA based memory sharing. We also show cooperation examples and the effectiveness of our approach for the fast execution of user processes.

UR - http://www.scopus.com/inward/record.url?scp=0030651827&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030651827&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0030651827

SP - 147

EP - 151

T2 - Proceedings of the 1997 5th International Workshop on Hardware/Software Codesign, CODES/CASHE'97

Y2 - 24 March 1997 through 26 March 1997

ER -

Hardware/software codesign method for a general purpose reconfigurable co-processor

Abstract

Other

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this