High-throughput decoder for low-density parity-check code

Tatsuyuki Ishikawa; Kazunori Shimizu; Takeshi Ikenaga; Satoshi Goto

doi:10.1145/1118299.1118332

High-throughput decoder for low-density parity-check code

Tatsuyuki Ishikawa^*, Kazunori Shimizu, Takeshi Ikenaga, Satoshi Goto

^*Corresponding author for this work

Graduate School of Information, Production and Systems

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

6 Citations (Scopus)

Abstract

We have designed and implemented the LDPC decoder chip with memory-reduction method to achieve high-throughput and practical chip size. The decoder decodes (3,6)-2304bit regular LDPC codes using modified min-sum algorithm. The decoder achieves a throughput of 530Mb/s at an operating frequency of 147MHz. The chip has been fabricated in a 0.18μm, 6 metal-layer CMOS technology. The chip size is 36mm².

Original language	English
Title of host publication	Proceedings of the ASP-DAC 2006
Subtitle of host publication	Asia and South Pacific Design Automation Conference 2006
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	112-113
Number of pages	2
ISBN (Print)	0780394518, 9780780394513
DOIs	https://doi.org/10.1145/1118299.1118332
Publication status	Published - 2006
Event	ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006 - Yokohama, Japan Duration: 2006 Jan 24 → 2006 Jan 27

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Volume	2006

Conference

Conference	ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006
Country/Territory	Japan
City	Yokohama
Period	06/1/24 → 06/1/27

ASJC Scopus subject areas

Computer Science Applications
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Access to Document

10.1145/1118299.1118332

Cite this

Ishikawa, T., Shimizu, K., Ikenaga, T., & Goto, S. (2006). High-throughput decoder for low-density parity-check code. In Proceedings of the ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006 (pp. 112-113). Article 1594662 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2006). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1145/1118299.1118332

High-throughput decoder for low-density parity-check code. / Ishikawa, Tatsuyuki; Shimizu, Kazunori; Ikenaga, Takeshi et al.
Proceedings of the ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006. Institute of Electrical and Electronics Engineers Inc., 2006. p. 112-113 1594662 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2006).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Ishikawa, T, Shimizu, K, Ikenaga, T & Goto, S 2006, High-throughput decoder for low-density parity-check code. in Proceedings of the ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006., 1594662, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, vol. 2006, Institute of Electrical and Electronics Engineers Inc., pp. 112-113, ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006, Yokohama, Japan, 06/1/24. https://doi.org/10.1145/1118299.1118332

Ishikawa T, Shimizu K, Ikenaga T, Goto S. High-throughput decoder for low-density parity-check code. In Proceedings of the ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006. Institute of Electrical and Electronics Engineers Inc. 2006. p. 112-113. 1594662. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). doi: 10.1145/1118299.1118332

Ishikawa, Tatsuyuki ; Shimizu, Kazunori ; Ikenaga, Takeshi et al. / High-throughput decoder for low-density parity-check code. Proceedings of the ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006. Institute of Electrical and Electronics Engineers Inc., 2006. pp. 112-113 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

@inproceedings{148ae2a19116487fa1679ed40836b134,

title = "High-throughput decoder for low-density parity-check code",

abstract = "We have designed and implemented the LDPC decoder chip with memory-reduction method to achieve high-throughput and practical chip size. The decoder decodes (3,6)-2304bit regular LDPC codes using modified min-sum algorithm. The decoder achieves a throughput of 530Mb/s at an operating frequency of 147MHz. The chip has been fabricated in a 0.18μm, 6 metal-layer CMOS technology. The chip size is 36mm2.",

author = "Tatsuyuki Ishikawa and Kazunori Shimizu and Takeshi Ikenaga and Satoshi Goto",

year = "2006",

doi = "10.1145/1118299.1118332",

language = "English",

isbn = "0780394518",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "112--113",

booktitle = "Proceedings of the ASP-DAC 2006",

}

TY - GEN

T1 - High-throughput decoder for low-density parity-check code

AU - Ishikawa, Tatsuyuki

AU - Shimizu, Kazunori

AU - Ikenaga, Takeshi

AU - Goto, Satoshi

PY - 2006

Y1 - 2006

N2 - We have designed and implemented the LDPC decoder chip with memory-reduction method to achieve high-throughput and practical chip size. The decoder decodes (3,6)-2304bit regular LDPC codes using modified min-sum algorithm. The decoder achieves a throughput of 530Mb/s at an operating frequency of 147MHz. The chip has been fabricated in a 0.18μm, 6 metal-layer CMOS technology. The chip size is 36mm2.

AB - We have designed and implemented the LDPC decoder chip with memory-reduction method to achieve high-throughput and practical chip size. The decoder decodes (3,6)-2304bit regular LDPC codes using modified min-sum algorithm. The decoder achieves a throughput of 530Mb/s at an operating frequency of 147MHz. The chip has been fabricated in a 0.18μm, 6 metal-layer CMOS technology. The chip size is 36mm2.

UR - http://www.scopus.com/inward/record.url?scp=33748611888&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33748611888&partnerID=8YFLogxK

U2 - 10.1145/1118299.1118332

DO - 10.1145/1118299.1118332

M3 - Conference contribution

AN - SCOPUS:33748611888

SN - 0780394518

SN - 9780780394513

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 112

EP - 113

BT - Proceedings of the ASP-DAC 2006

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006

Y2 - 24 January 2006 through 27 January 2006

ER -

High-throughput decoder for low-density parity-check code

Abstract

Publication series

Conference

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this