Image synthesis circuit design using selector-logic-based alpha blending and its FPGA implementation

Keita Igarashi; Masao Yanagisawa; Nozomu Togawa

doi:10.1109/ASICON.2015.7517027

Image synthesis circuit design using selector-logic-based alpha blending and its FPGA implementation

Keita Igarashi, Masao Yanagisawa, Nozomu Togawa

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Citations (Scopus)

Abstract

Alpha blending is one of image synthesis techniques, which synthesizes a new image by summing up weighted input images and realizes transparent effect. In this paper, we focus on alpha blending using selector logics and implement it on an FPGA board. By applying selector logics to the alpha blending operation, its total product terms are decreased and thus a circuit size and circuit delay are improved simultaneously. In our implementation, original pixel values are stored into a memory on the FPGA board and then a new pixel value is synthesized based on input transmittance factors. We realize approximately 23% speed-up and 8% area reduction simultaneously using selector-logic based alpha blending.

Original language	English
Title of host publication	Proceedings - 2015 IEEE 11th International Conference on ASIC, ASICON 2015
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781479984831
DOIs	https://doi.org/10.1109/ASICON.2015.7517027
Publication status	Published - 2016 Jul 19
Event	11th IEEE International Conference on Advanced Semiconductor Integrated Circuits (ASIC), ASICON 2015 - Chengdu, China Duration: 2015 Nov 3 → 2015 Nov 6

Other

Other	11th IEEE International Conference on Advanced Semiconductor Integrated Circuits (ASIC), ASICON 2015
Country/Territory	China
City	Chengdu
Period	15/11/3 → 15/11/6

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/ASICON.2015.7517027

Cite this

Image synthesis circuit design using selector-logic-based alpha blending and its FPGA implementation. / Igarashi, Keita; Yanagisawa, Masao ; Togawa, Nozomu.
Proceedings - 2015 IEEE 11th International Conference on ASIC, ASICON 2015. Institute of Electrical and Electronics Engineers Inc., 2016. 7517027.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Igarashi, K, Yanagisawa, M & Togawa, N 2016, Image synthesis circuit design using selector-logic-based alpha blending and its FPGA implementation. in Proceedings - 2015 IEEE 11th International Conference on ASIC, ASICON 2015., 7517027, Institute of Electrical and Electronics Engineers Inc., 11th IEEE International Conference on Advanced Semiconductor Integrated Circuits (ASIC), ASICON 2015, Chengdu, China, 15/11/3. https://doi.org/10.1109/ASICON.2015.7517027

@inproceedings{0c874a567f7f405992234b98738b7c64,

title = "Image synthesis circuit design using selector-logic-based alpha blending and its FPGA implementation",

abstract = "Alpha blending is one of image synthesis techniques, which synthesizes a new image by summing up weighted input images and realizes transparent effect. In this paper, we focus on alpha blending using selector logics and implement it on an FPGA board. By applying selector logics to the alpha blending operation, its total product terms are decreased and thus a circuit size and circuit delay are improved simultaneously. In our implementation, original pixel values are stored into a memory on the FPGA board and then a new pixel value is synthesized based on input transmittance factors. We realize approximately 23% speed-up and 8% area reduction simultaneously using selector-logic based alpha blending.",

author = "Keita Igarashi and Masao Yanagisawa and Nozomu Togawa",

year = "2016",

month = jul,

day = "19",

doi = "10.1109/ASICON.2015.7517027",

language = "English",

booktitle = "Proceedings - 2015 IEEE 11th International Conference on ASIC, ASICON 2015",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

address = "United States",

note = "11th IEEE International Conference on Advanced Semiconductor Integrated Circuits (ASIC), ASICON 2015 ; Conference date: 03-11-2015 Through 06-11-2015",

}

TY - GEN

T1 - Image synthesis circuit design using selector-logic-based alpha blending and its FPGA implementation

AU - Igarashi, Keita

AU - Yanagisawa, Masao

AU - Togawa, Nozomu

PY - 2016/7/19

Y1 - 2016/7/19

N2 - Alpha blending is one of image synthesis techniques, which synthesizes a new image by summing up weighted input images and realizes transparent effect. In this paper, we focus on alpha blending using selector logics and implement it on an FPGA board. By applying selector logics to the alpha blending operation, its total product terms are decreased and thus a circuit size and circuit delay are improved simultaneously. In our implementation, original pixel values are stored into a memory on the FPGA board and then a new pixel value is synthesized based on input transmittance factors. We realize approximately 23% speed-up and 8% area reduction simultaneously using selector-logic based alpha blending.

AB - Alpha blending is one of image synthesis techniques, which synthesizes a new image by summing up weighted input images and realizes transparent effect. In this paper, we focus on alpha blending using selector logics and implement it on an FPGA board. By applying selector logics to the alpha blending operation, its total product terms are decreased and thus a circuit size and circuit delay are improved simultaneously. In our implementation, original pixel values are stored into a memory on the FPGA board and then a new pixel value is synthesized based on input transmittance factors. We realize approximately 23% speed-up and 8% area reduction simultaneously using selector-logic based alpha blending.

UR - http://www.scopus.com/inward/record.url?scp=84982283255&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84982283255&partnerID=8YFLogxK

U2 - 10.1109/ASICON.2015.7517027

DO - 10.1109/ASICON.2015.7517027

M3 - Conference contribution

AN - SCOPUS:84982283255

BT - Proceedings - 2015 IEEE 11th International Conference on ASIC, ASICON 2015

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 11th IEEE International Conference on Advanced Semiconductor Integrated Circuits (ASIC), ASICON 2015

Y2 - 3 November 2015 through 6 November 2015

ER -

Image synthesis circuit design using selector-logic-based alpha blending and its FPGA implementation

Abstract

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this