Lagrangian relaxation based register placement for high-performance circuits

Mei Fang Chiang*, Takumi Okamoto, Takeshi Yoshimura

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

To achieve low-skew clock distribution, clock tree synthesis (CTS) for local clock optimization is used so far. Challenged by the increasing design complexity and performance demand, a new strategy for local clock optimization is used along with register placement for high-performance circuits. Special local clock distribution is used and registers are legalized to fit required skew. In this paper, we study the register placement problem and formulate it as a minimum weighted maximum independent set problem on a weighted conflict graph. Then, we propose a novel Lagrangian relaxation based algorithm. By relaxing the overlap conflict constraints, the problem is transformed into a minimum weighted bipartite matching problem. Experiments show that our method can efficiently place all registers without overlaps with minimized total register movement.

Original languageEnglish
Title of host publicationProceedings of the 10th International Symposium on Quality Electronic Design, ISQED 2009
Pages511-516
Number of pages6
DOIs
Publication statusPublished - 2009
Event10th International Symposium on Quality Electronic Design, ISQED 2009 - San Jose, CA
Duration: 2009 Mar 162009 Mar 18

Other

Other10th International Symposium on Quality Electronic Design, ISQED 2009
CitySan Jose, CA
Period09/3/1609/3/18

Keywords

  • Clock skew
  • High-performance
  • Register

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Lagrangian relaxation based register placement for high-performance circuits'. Together they form a unique fingerprint.

Cite this