Multiple network-on-chip model for high performance neural network

Yiping Dong*, Ce Li, Zhen Lin, Takahiro Watanabe

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

11 Citations (Scopus)


Hardware implementation methods for Artificial Neural Network (ANN) have been researched for a long time to achieve high performance. We have proposed a Network on Chip (NoC) for ANN, and this architecture can reduce communication load and increase performance when an implemented ANN is small. In this paper, a multiple NoC models are proposed for ANN, which can implement both a small size ANN and a large size one. The simulation result shows that the proposed multiple NoC models can reduce communication load, increase system performance of connection-per-second (CPS), and reduce system running time compared with the existing hardware ANN. Furthermore, this architecture is reconfigurable and reparable. It can be used to implement different applications of ANN.

Original languageEnglish
Pages (from-to)28-36
Number of pages9
JournalJournal of Semiconductor Technology and Science
Issue number1
Publication statusPublished - 2010 Mar


  • Artificial Neural Network (ANN)
  • Connection-Per-Second (CPS)
  • High performance
  • Low communication load
  • Multiple NoC models
  • Net-work on Chip (NOC)

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering


Dive into the research topics of 'Multiple network-on-chip model for high performance neural network'. Together they form a unique fingerprint.

Cite this