Performance of the proposed fast track processor for rare decays at the ATLAS experiment

Guido Volpi; Mauro Dell'Orso; Francesco Crescioli; Giovanni Punzi; Paola Giannetti; Jacopo Vivarelli; Erik Brubaker; Monica Dunford; Young Kee Kim; Mel Shochet; Giulio Usai; Kohei Yorita; Catalin Ciobanu; Tony Liss

doi:10.1109/RTC.2007.4382820

Performance of the proposed fast track processor for rare decays at the ATLAS experiment

Guido Volpi^*, Mauro Dell'Orso, Francesco Crescioli, Giovanni Punzi, Paola Giannetti, Jacopo Vivarelli, Erik Brubaker, Monica Dunford, Young Kee Kim, Mel Shochet, Giulio Usai, Kohei Yorita, Catalin Ciobanu, Tony Liss

^*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

The Fast Track processor (FTK)[7], [8] has been proposed for high-quality track finding at very high rates (Level-1 output rates) for the LHC experiments. Fast, efficient and precise pattern recognition has been studied using a silicon 6-layer sub-detector, including a subset of the pixel and SCT layers. We tested the FTK algorithms using the ATLAS full simulation. We compare the FTK reconstruction quality with the tracking capability of the offline IPatRec algorithm. We show that similar resolutions and efficiencies are reached by FTK at a speed higher than iPatRec by orders of magnitude. With FTK full events are reconstructed at the Level-1 output rate. B_s^o → μ⁺μ^- events are fully simulated together with background samples. We show that a low Level-2 rate is allowed by FTK, even using a single 6 GeV Level-1 muon selection trigger. FTK provides the full-resolution track list ready for the Level-2 B_s^o identification. All selection cuts performed by the Event Filter can be easily anticipated at Level-2. We present the B_s^o → μ⁺ μ^- efficiency gain and related Level-2 rates.

Original language	English
Title of host publication	2007 15th IEEE-NPSS Real-Time Conference, RT
DOIs	https://doi.org/10.1109/RTC.2007.4382820
Publication status	Published - 2007
Externally published	Yes
Event	2007 15th IEEE-NPSS Real-Time Conference, RT - Batavia, IL, United States Duration: 2007 Apr 29 → 2007 May 4

Publication series

Name	2007 15th IEEE-NPSS Real-Time Conference, RT

Conference

Conference	2007 15th IEEE-NPSS Real-Time Conference, RT
Country/Territory	United States
City	Batavia, IL
Period	07/4/29 → 07/5/4

ASJC Scopus subject areas

Hardware and Architecture
Control and Systems Engineering

Access to Document

10.1109/RTC.2007.4382820

Cite this

Volpi, G., Dell'Orso, M., Crescioli, F., Punzi, G., Giannetti, P., Vivarelli, J., Brubaker, E., Dunford, M., Kim, Y. K., Shochet, M., Usai, G., Yorita, K., Ciobanu, C., & Liss, T. (2007). Performance of the proposed fast track processor for rare decays at the ATLAS experiment. In 2007 15th IEEE-NPSS Real-Time Conference, RT Article 4382820 (2007 15th IEEE-NPSS Real-Time Conference, RT). https://doi.org/10.1109/RTC.2007.4382820

Volpi, G, Dell'Orso, M, Crescioli, F, Punzi, G, Giannetti, P, Vivarelli, J, Brubaker, E, Dunford, M, Kim, YK, Shochet, M, Usai, G, Yorita, K, Ciobanu, C & Liss, T 2007, Performance of the proposed fast track processor for rare decays at the ATLAS experiment. in 2007 15th IEEE-NPSS Real-Time Conference, RT., 4382820, 2007 15th IEEE-NPSS Real-Time Conference, RT, 2007 15th IEEE-NPSS Real-Time Conference, RT, Batavia, IL, United States, 07/4/29. https://doi.org/10.1109/RTC.2007.4382820

@inproceedings{71d11108333d4760b2254ad5cc4a1d1b,

title = "Performance of the proposed fast track processor for rare decays at the ATLAS experiment",

abstract = "The Fast Track processor (FTK)[7], [8] has been proposed for high-quality track finding at very high rates (Level-1 output rates) for the LHC experiments. Fast, efficient and precise pattern recognition has been studied using a silicon 6-layer sub-detector, including a subset of the pixel and SCT layers. We tested the FTK algorithms using the ATLAS full simulation. We compare the FTK reconstruction quality with the tracking capability of the offline IPatRec algorithm. We show that similar resolutions and efficiencies are reached by FTK at a speed higher than iPatRec by orders of magnitude. With FTK full events are reconstructed at the Level-1 output rate. Bso → μ+μ- events are fully simulated together with background samples. We show that a low Level-2 rate is allowed by FTK, even using a single 6 GeV Level-1 muon selection trigger. FTK provides the full-resolution track list ready for the Level-2 Bso identification. All selection cuts performed by the Event Filter can be easily anticipated at Level-2. We present the Bso → μ+ μ- efficiency gain and related Level-2 rates.",

author = "Guido Volpi and Mauro Dell'Orso and Francesco Crescioli and Giovanni Punzi and Paola Giannetti and Jacopo Vivarelli and Erik Brubaker and Monica Dunford and Kim, {Young Kee} and Mel Shochet and Giulio Usai and Kohei Yorita and Catalin Ciobanu and Tony Liss",

year = "2007",

doi = "10.1109/RTC.2007.4382820",

language = "English",

isbn = "1424408679",

series = "2007 15th IEEE-NPSS Real-Time Conference, RT",

booktitle = "2007 15th IEEE-NPSS Real-Time Conference, RT",

note = "2007 15th IEEE-NPSS Real-Time Conference, RT ; Conference date: 29-04-2007 Through 04-05-2007",

}

TY - GEN

T1 - Performance of the proposed fast track processor for rare decays at the ATLAS experiment

AU - Volpi, Guido

AU - Dell'Orso, Mauro

AU - Crescioli, Francesco

AU - Punzi, Giovanni

AU - Giannetti, Paola

AU - Vivarelli, Jacopo

AU - Brubaker, Erik

AU - Dunford, Monica

AU - Kim, Young Kee

AU - Shochet, Mel

AU - Usai, Giulio

AU - Yorita, Kohei

AU - Ciobanu, Catalin

AU - Liss, Tony

PY - 2007

Y1 - 2007

N2 - The Fast Track processor (FTK)[7], [8] has been proposed for high-quality track finding at very high rates (Level-1 output rates) for the LHC experiments. Fast, efficient and precise pattern recognition has been studied using a silicon 6-layer sub-detector, including a subset of the pixel and SCT layers. We tested the FTK algorithms using the ATLAS full simulation. We compare the FTK reconstruction quality with the tracking capability of the offline IPatRec algorithm. We show that similar resolutions and efficiencies are reached by FTK at a speed higher than iPatRec by orders of magnitude. With FTK full events are reconstructed at the Level-1 output rate. Bso → μ+μ- events are fully simulated together with background samples. We show that a low Level-2 rate is allowed by FTK, even using a single 6 GeV Level-1 muon selection trigger. FTK provides the full-resolution track list ready for the Level-2 Bso identification. All selection cuts performed by the Event Filter can be easily anticipated at Level-2. We present the Bso → μ+ μ- efficiency gain and related Level-2 rates.

AB - The Fast Track processor (FTK)[7], [8] has been proposed for high-quality track finding at very high rates (Level-1 output rates) for the LHC experiments. Fast, efficient and precise pattern recognition has been studied using a silicon 6-layer sub-detector, including a subset of the pixel and SCT layers. We tested the FTK algorithms using the ATLAS full simulation. We compare the FTK reconstruction quality with the tracking capability of the offline IPatRec algorithm. We show that similar resolutions and efficiencies are reached by FTK at a speed higher than iPatRec by orders of magnitude. With FTK full events are reconstructed at the Level-1 output rate. Bso → μ+μ- events are fully simulated together with background samples. We show that a low Level-2 rate is allowed by FTK, even using a single 6 GeV Level-1 muon selection trigger. FTK provides the full-resolution track list ready for the Level-2 Bso identification. All selection cuts performed by the Event Filter can be easily anticipated at Level-2. We present the Bso → μ+ μ- efficiency gain and related Level-2 rates.

UR - http://www.scopus.com/inward/record.url?scp=50249180762&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=50249180762&partnerID=8YFLogxK

U2 - 10.1109/RTC.2007.4382820

DO - 10.1109/RTC.2007.4382820

M3 - Conference contribution

AN - SCOPUS:50249180762

SN - 1424408679

SN - 9781424408672

T3 - 2007 15th IEEE-NPSS Real-Time Conference, RT

BT - 2007 15th IEEE-NPSS Real-Time Conference, RT

T2 - 2007 15th IEEE-NPSS Real-Time Conference, RT

Y2 - 29 April 2007 through 4 May 2007

ER -

Performance of the proposed fast track processor for rare decays at the ATLAS experiment

Abstract

Publication series

Conference

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this