Power-aware compiler controllable chip multiprocessor

Hiroaki Shikano; Jun Shirako; Yasutaka Wada; Keiji Kimura; Hironori Kasahara

doi:10.1109/PACT.2007.4336255

Power-aware compiler controllable chip multiprocessor

Hiroaki Shikano^*, Jun Shirako, Yasutaka Wada, Keiji Kimura, Hironori Kasahara

^*Corresponding author for this work

School of Fundamental Science and Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Original language	English
Title of host publication	16th International Conference on Parallel Architecture and Compilation Techniques, PACT 2007
Number of pages	1
DOIs	https://doi.org/10.1109/PACT.2007.4336255
Publication status	Published - 2007 Dec 1
Event	16th International Conference on Parallel Architecture and Compilation Techniques, PACT 2007 - Brasov, Romania Duration: 2007 Sept 15 → 2007 Sept 19

Publication series

Name	Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT
ISSN (Print)	1089-795X

Conference

Conference	16th International Conference on Parallel Architecture and Compilation Techniques, PACT 2007
Country/Territory	Romania
City	Brasov
Period	07/9/15 → 07/9/19

ASJC Scopus subject areas

Software
Theoretical Computer Science
Hardware and Architecture

Access to Document

10.1109/PACT.2007.4336255

Cite this

Power-aware compiler controllable chip multiprocessor. / Shikano, Hiroaki; Shirako, Jun; Wada, Yasutaka et al.
16th International Conference on Parallel Architecture and Compilation Techniques, PACT 2007. 2007. 4336255 (Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Shikano, H, Shirako, J, Wada, Y, Kimura, K & Kasahara, H 2007, Power-aware compiler controllable chip multiprocessor. in 16th International Conference on Parallel Architecture and Compilation Techniques, PACT 2007., 4336255, Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT, 16th International Conference on Parallel Architecture and Compilation Techniques, PACT 2007, Brasov, Romania, 07/9/15. https://doi.org/10.1109/PACT.2007.4336255

@inproceedings{89598afda8334f28a6aa198bd101e27a,

title = "Power-aware compiler controllable chip multiprocessor",

author = "Hiroaki Shikano and Jun Shirako and Yasutaka Wada and Keiji Kimura and Hironori Kasahara",

year = "2007",

month = dec,

day = "1",

doi = "10.1109/PACT.2007.4336255",

language = "English",

isbn = "0769529445",

series = "Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",

booktitle = "16th International Conference on Parallel Architecture and Compilation Techniques, PACT 2007",

note = "16th International Conference on Parallel Architecture and Compilation Techniques, PACT 2007 ; Conference date: 15-09-2007 Through 19-09-2007",

}

TY - GEN

T1 - Power-aware compiler controllable chip multiprocessor

AU - Shikano, Hiroaki

AU - Shirako, Jun

AU - Wada, Yasutaka

AU - Kimura, Keiji

AU - Kasahara, Hironori

PY - 2007/12/1

Y1 - 2007/12/1

UR - http://www.scopus.com/inward/record.url?scp=47849133186&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=47849133186&partnerID=8YFLogxK

U2 - 10.1109/PACT.2007.4336255

DO - 10.1109/PACT.2007.4336255

M3 - Conference contribution

AN - SCOPUS:47849133186

SN - 0769529445

SN - 9780769529448

T3 - Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

BT - 16th International Conference on Parallel Architecture and Compilation Techniques, PACT 2007

T2 - 16th International Conference on Parallel Architecture and Compilation Techniques, PACT 2007

Y2 - 15 September 2007 through 19 September 2007

ER -

Power-aware compiler controllable chip multiprocessor

Publication series

Conference

ASJC Scopus subject areas

Access to Document

Other files and links

Cite this