Practical integration method of active devices on SOI photonic integrated circuits

Tomohiro Kita*, Masahiro Abe, Yasuo Ohtera, Hirohito Yamada

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

We propose a method of mounting LD chips on SOI substrate and discuss about the optical coupling loss between LDs and Si photonic-wire waveguides. In our scheme, light output from an LD is coupled to the optical waveguides through spot-size-converters (SSC). The simulations show that a minimum optical coupling loss of 1.6 dB and an offset tolerance of ±0.7 μm for the LD chip positioning can be achieved. We measured the optical coupling loss, confirming the validity of the simulations.

Original languageEnglish
Title of host publication2010 7th IEEE International Conference on Group IV Photonics, GFP 2010
Pages275-277
Number of pages3
DOIs
Publication statusPublished - 2010 Dec 1
Externally publishedYes
Event2010 7th IEEE International Conference on Group IV Photonics, GFP 2010 - Beijing, China
Duration: 2010 Sept 12010 Sept 3

Publication series

NameIEEE International Conference on Group IV Photonics GFP
ISSN (Print)1949-2081

Other

Other2010 7th IEEE International Conference on Group IV Photonics, GFP 2010
Country/TerritoryChina
CityBeijing
Period10/9/110/9/3

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Ceramics and Composites
  • Electronic, Optical and Magnetic Materials

Fingerprint

Dive into the research topics of 'Practical integration method of active devices on SOI photonic integrated circuits'. Together they form a unique fingerprint.

Cite this