Register placement for high-performance circuits

Mei Fang Chiang*, Takumi Okamoto, Takeshi Yoshimura

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)


In modern sub-micron design, achieving low-skew clock distributions is facing challenges for high-performance circuits. Symmetric global clock distribution and clock tree synthesis (CTS) for local clock optimization are used so far, but new methodologies are necessary as the technology node advances. In this paper, we study the register placement problem which is a key component of local clock optimization for highperformance circuit design along with local clock distribution. We formulate it as a minimum weighted maximum independent set problem on a weighted conflict graph and propose a novel efficient two-stage heuristic to solve it. To reduce the graph size, techniques based on register flipping and Manhattan circle are also presented. Experiments show that our heuristic can place all registers without overlaps and achieve significant improvement on the total and maximal register movement.

Original languageEnglish
Title of host publicationProceedings -Design, Automation and Test in Europe, DATE
Number of pages6
Publication statusPublished - 2009
Event2009 Design, Automation and Test in Europe Conference and Exhibition, DATE '09 - Nice
Duration: 2009 Apr 202009 Apr 24


Other2009 Design, Automation and Test in Europe Conference and Exhibition, DATE '09

ASJC Scopus subject areas

  • Engineering(all)


Dive into the research topics of 'Register placement for high-performance circuits'. Together they form a unique fingerprint.

Cite this