Self-limiting laser thermal process for ultra-shallow junction formation of 50-nm gate CMOS

Akio Shima*, Hiroshi Ashihara, Toshiyuki Mine, Yasushi Goto, Masatada Horiuchi, Yun Wang, Somit Talwar, Atsushi Hiraiwa

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

22 Citations (Scopus)


We have developed a novel LTP that dramatically enhances laser exposure window by controlling the heating process in a self-limiting way (SL-LTP). The Vth roll-offs of MOSFETs formed by this method were remarkably improved compared to those by RTA when offset-spacer and halo-implantation processes were not applied. Its effectiveness was also verified in 50-nm gate CMOS devices for the first time by confirming that the drain current increased with laser fluence beyond the conventional exposure limit.

Original languageEnglish
Title of host publicationTechnical Digest - International Electron Devices Meeting
Number of pages4
Publication statusPublished - 2003
Externally publishedYes
EventIEEE International Electron Devices Meeting - Washington, DC, United States
Duration: 2003 Dec 82003 Dec 10


OtherIEEE International Electron Devices Meeting
Country/TerritoryUnited States
CityWashington, DC

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Self-limiting laser thermal process for ultra-shallow junction formation of 50-nm gate CMOS'. Together they form a unique fingerprint.

Cite this