Timing monitoring paths selection for wide voltage IC

Weiwei Shan, Wentao Dai, Youhua Shi, Peng Cao, Xiaoyan Xiang

Research output: Contribution to journalArticlepeer-review

6 Citations (Scopus)


Wide voltage range circuit has got widespread attention where in-situ timing monitoring based adaptive voltage scaling (AVS) becomes necessary to reduce the design margin. However, the severe PVT variations across near-threshold to super-threshold cause too many critical paths to be monitored. Here activation oriented monitoring paths selection method is proposed to reduce the monitored paths for wide voltage IC. The minimum delay value of the longest activated path is found by dynamic timing analysis and set as the selection threshold. Those paths longer than this threshold by STA analysis are selected to be monitored. Applied on a 40 nm AVS Systemon-Chip, it reduces the monitoring paths to only 22% of all critical paths with remarkable power gains under 0.6 V–1.1 V.

Original languageEnglish
Article number20160095
Journalieice electronics express
Issue number8
Publication statusPublished - 2016 Mar 29


  • Low power
  • Path selection
  • Timing monitor
  • Wide voltage range

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering


Dive into the research topics of 'Timing monitoring paths selection for wide voltage IC'. Together they form a unique fingerprint.

Cite this