Timing verification of sequential logic circuits based on controlled multi-clock path analysis

Kazuhiro Nakamura*, Shinji Kimura, Kazuyoshi Takagi, Katsumasa Watanabe

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

Fingerprint

Dive into the research topics of 'Timing verification of sequential logic circuits based on controlled multi-clock path analysis'. Together they form a unique fingerprint.

Mathematics

Engineering & Materials Science