100x evolution of video codec chips

Jinjia Zhou, Dajiang Zhou, Satoshi Goto

    研究成果: Conference contribution

    2 被引用数 (Scopus)


    In the past two decades, there has been tremendous progress in video compression technologies. Meanwhile, the use of these technologies, along with the ever-increasing demand for emerging ultra-high-definition applications greatly challenges the design of video codec chips, with the extensive requirements on both memory (DRAM) bandwidth and computation power. Besides, the high data dependencies of video coding algorithms restrict the degree of efficient hardware parallelism and pipelining. This paper describes the techniques to realize high-performance video codec chips. Firstly, we introduce various optimization techniques to solve the DRAM traffic issue. Furthermore, the techniques to reduce the computational complexity and alleviate data dependencies are described. The proposed techniques have been implemented in several ASIC video codecs. Experiments show that the DRAM traffic and DRAM access time are reduced by 80% and 90% respectively.

    ホスト出版物のタイトルISPD 2017 - Proceedings of the 2017 ACM International Symposium on Physical Design
    出版社Association for Computing Machinery
    Part F127197
    出版ステータスPublished - 2017 3月 19
    イベント2017 ACM International Symposium on Physical Design, ISPD 2017 - Portland, United States
    継続期間: 2017 3月 192017 3月 22


    Other2017 ACM International Symposium on Physical Design, ISPD 2017
    国/地域United States

    ASJC Scopus subject areas

    • 電子工学および電気工学


    「100x evolution of video codec chips」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。