A 100MHz dual port (DP) MRAM with swing-less bit-line sensing (SLBS) operation for high-end microcomputer systems

Hu Li; Leona Okamura; Tsutomu Yoshihara; Tsukasa Ooishi; Yuji Kihara

doi:10.1109/ISCIT.2006.339888

A 100MHz dual port (DP) MRAM with swing-less bit-line sensing (SLBS) operation for high-end microcomputer systems

Hu Li^*, Leona Okamura, Tsutomu Yoshihara, Tsukasa Ooishi, Yuji Kihara

^*この研究の対応する著者

研究成果: Conference contribution

抄録

In this paper, we propose two kinds of implementations of the dual port MRAM, one of which is for the read/write concurrent operation while another is for the additional simultaneous read operation. Compared with dual port SRAM, the dual port MRAM accompanied with smaller memory cell size will make high performance systems realized in the mobile/robotics field. A swing-less bit-line sensing (SLBS) technique and the static bitline level in the read mode, help to realize the high performance under the condition of Vcc=1.0V and the operation frequency of 100MHz.

本文言語	English
ホスト出版物のタイトル	2006 International Symposium on Communications and Information Technologies, ISCIT
ページ	63-66
ページ数	4
DOI	https://doi.org/10.1109/ISCIT.2006.339888
出版ステータス	Published - 2006
イベント	2006 International Symposium on Communications and Information Technologies, ISCIT - Bangkok 継続期間: 2006 10月 18 → 2006 10月 20

Other

Other	2006 International Symposium on Communications and Information Technologies, ISCIT
City	Bangkok
Period	06/10/18 → 06/10/20

ASJC Scopus subject areas

コンピュータネットワークおよび通信
ハードウェアとアーキテクチャ
電子工学および電気工学

文献へのアクセス

10.1109/ISCIT.2006.339888

他のファイルとリンク

引用スタイル

Li, H, Okamura, L, Yoshihara, T, Ooishi, T & Kihara, Y 2006, A 100MHz dual port (DP) MRAM with swing-less bit-line sensing (SLBS) operation for high-end microcomputer systems. in 2006 International Symposium on Communications and Information Technologies, ISCIT., 4141514, pp. 63-66, 2006 International Symposium on Communications and Information Technologies, ISCIT, Bangkok, 06/10/18. https://doi.org/10.1109/ISCIT.2006.339888

@inproceedings{de360658d4ed439fb1094cbcc1296af9,

title = "A 100MHz dual port (DP) MRAM with swing-less bit-line sensing (SLBS) operation for high-end microcomputer systems",

abstract = "In this paper, we propose two kinds of implementations of the dual port MRAM, one of which is for the read/write concurrent operation while another is for the additional simultaneous read operation. Compared with dual port SRAM, the dual port MRAM accompanied with smaller memory cell size will make high performance systems realized in the mobile/robotics field. A swing-less bit-line sensing (SLBS) technique and the static bitline level in the read mode, help to realize the high performance under the condition of Vcc=1.0V and the operation frequency of 100MHz.",

author = "Hu Li and Leona Okamura and Tsutomu Yoshihara and Tsukasa Ooishi and Yuji Kihara",

year = "2006",

doi = "10.1109/ISCIT.2006.339888",

language = "English",

pages = "63--66",

booktitle = "2006 International Symposium on Communications and Information Technologies, ISCIT",

note = "2006 International Symposium on Communications and Information Technologies, ISCIT ; Conference date: 18-10-2006 Through 20-10-2006",

}

TY - GEN

T1 - A 100MHz dual port (DP) MRAM with swing-less bit-line sensing (SLBS) operation for high-end microcomputer systems

AU - Li, Hu

AU - Okamura, Leona

AU - Yoshihara, Tsutomu

AU - Ooishi, Tsukasa

AU - Kihara, Yuji

PY - 2006

Y1 - 2006

N2 - In this paper, we propose two kinds of implementations of the dual port MRAM, one of which is for the read/write concurrent operation while another is for the additional simultaneous read operation. Compared with dual port SRAM, the dual port MRAM accompanied with smaller memory cell size will make high performance systems realized in the mobile/robotics field. A swing-less bit-line sensing (SLBS) technique and the static bitline level in the read mode, help to realize the high performance under the condition of Vcc=1.0V and the operation frequency of 100MHz.

AB - In this paper, we propose two kinds of implementations of the dual port MRAM, one of which is for the read/write concurrent operation while another is for the additional simultaneous read operation. Compared with dual port SRAM, the dual port MRAM accompanied with smaller memory cell size will make high performance systems realized in the mobile/robotics field. A swing-less bit-line sensing (SLBS) technique and the static bitline level in the read mode, help to realize the high performance under the condition of Vcc=1.0V and the operation frequency of 100MHz.

UR - http://www.scopus.com/inward/record.url?scp=50949101686&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=50949101686&partnerID=8YFLogxK

U2 - 10.1109/ISCIT.2006.339888

DO - 10.1109/ISCIT.2006.339888

M3 - Conference contribution

AN - SCOPUS:50949101686

SP - 63

EP - 66

BT - 2006 International Symposium on Communications and Information Technologies, ISCIT

T2 - 2006 International Symposium on Communications and Information Technologies, ISCIT

Y2 - 18 October 2006 through 20 October 2006

ER -

A 100MHz dual port (DP) MRAM with swing-less bit-line sensing (SLBS) operation for high-end microcomputer systems

抄録

Other

ASJC Scopus subject areas

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル