A 125 mm2 1 Gb NAND flash memory with 10 Mb/s program throughput

Hiroshi Nakamura; Kenichi Imamiya; Toshihiko Himeno; Toshio Yamamura; Tamio Ikehashi; Ken Takeuchi; Kazushige Kanda; Koji Hosono; Takuya Futatsuyama; Koichi Kawai; Riichiro Shirota; Norihisa Arai; Fumitaka Arai; Kazuo Hatakeyama; Hiroaki Hazama; Masanobu Saito; Hisataka Meguro; Kevin Conley; Khandker Quader; Jian Chen

A 125 mm² 1 Gb NAND flash memory with 10 Mb/s program throughput

Hiroshi Nakamura^*, Kenichi Imamiya, Toshihiko Himeno, Toshio Yamamura, Tamio Ikehashi, Ken Takeuchi, Kazushige Kanda, Koji Hosono, Takuya Futatsuyama, Koichi Kawai, Riichiro Shirota, Norihisa Arai, Fumitaka Arai, Kazuo Hatakeyama, Hiroaki Hazama, Masanobu Saito, Hisataka Meguro, Kevin Conley, Khandker Quader, Jian Chen

^*この研究の対応する著者

研究成果: Conference article › 査読

4 被引用数 (Scopus)

抄録

A 125 mm² 1 Gb NAND flash uses 0.13 μm CMOS. The cell is 0.077 μm². Chip architecture is changed to reduce chip size and to realize 10.6 MB/s throughput for program and 20 MB/s for read. An on-chip page copy function provides 9.4 MB/s throughput for garbage collection.

本文言語	English
ページ（範囲）	82-83+411
ジャーナル	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
号	SUPPL.
出版ステータス	Published - 2002
外部発表	はい
イベント	2002 IEEE International Solid-State Circuits Conference - San Francisco, CA, United States 継続期間: 2002 2月 3 → 2002 2月 7

ASJC Scopus subject areas

電子材料、光学材料、および磁性材料
電子工学および電気工学

他のファイルとリンク

引用スタイル

Nakamura, H., Imamiya, K., Himeno, T., Yamamura, T., Ikehashi, T., Takeuchi, K., Kanda, K., Hosono, K., Futatsuyama, T., Kawai, K., Shirota, R., Arai, N., Arai, F., Hatakeyama, K., Hazama, H., Saito, M., Meguro, H., Conley, K., Quader, K., & Chen, J. (2002). A 125 mm² 1 Gb NAND flash memory with 10 Mb/s program throughput. Digest of Technical Papers - IEEE International Solid-State Circuits Conference, (SUPPL.), 82-83+411.

Nakamura, H, Imamiya, K, Himeno, T, Yamamura, T, Ikehashi, T, Takeuchi, K, Kanda, K, Hosono, K, Futatsuyama, T, Kawai, K, Shirota, R, Arai, N, Arai, F, Hatakeyama, K, Hazama, H, Saito, M, Meguro, H, Conley, K, Quader, K & Chen, J 2002, 'A 125 mm² 1 Gb NAND flash memory with 10 Mb/s program throughput', Digest of Technical Papers - IEEE International Solid-State Circuits Conference, no. SUPPL., pp. 82-83+411.

@article{4ddcad6cbe9a4e13a5cfb5a8e38af820,

title = "A 125 mm2 1 Gb NAND flash memory with 10 Mb/s program throughput",

abstract = "A 125 mm2 1 Gb NAND flash uses 0.13 μm CMOS. The cell is 0.077 μm2. Chip architecture is changed to reduce chip size and to realize 10.6 MB/s throughput for program and 20 MB/s for read. An on-chip page copy function provides 9.4 MB/s throughput for garbage collection.",

author = "Hiroshi Nakamura and Kenichi Imamiya and Toshihiko Himeno and Toshio Yamamura and Tamio Ikehashi and Ken Takeuchi and Kazushige Kanda and Koji Hosono and Takuya Futatsuyama and Koichi Kawai and Riichiro Shirota and Norihisa Arai and Fumitaka Arai and Kazuo Hatakeyama and Hiroaki Hazama and Masanobu Saito and Hisataka Meguro and Kevin Conley and Khandker Quader and Jian Chen",

year = "2002",

language = "English",

pages = "82--83+411",

journal = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

issn = "0193-6530",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "SUPPL.",

note = "2002 IEEE International Solid-State Circuits Conference ; Conference date: 03-02-2002 Through 07-02-2002",

}

TY - JOUR

T1 - A 125 mm2 1 Gb NAND flash memory with 10 Mb/s program throughput

AU - Nakamura, Hiroshi

AU - Imamiya, Kenichi

AU - Himeno, Toshihiko

AU - Yamamura, Toshio

AU - Ikehashi, Tamio

AU - Takeuchi, Ken

AU - Kanda, Kazushige

AU - Hosono, Koji

AU - Futatsuyama, Takuya

AU - Kawai, Koichi

AU - Shirota, Riichiro

AU - Arai, Norihisa

AU - Arai, Fumitaka

AU - Hatakeyama, Kazuo

AU - Hazama, Hiroaki

AU - Saito, Masanobu

AU - Meguro, Hisataka

AU - Conley, Kevin

AU - Quader, Khandker

AU - Chen, Jian

PY - 2002

Y1 - 2002

N2 - A 125 mm2 1 Gb NAND flash uses 0.13 μm CMOS. The cell is 0.077 μm2. Chip architecture is changed to reduce chip size and to realize 10.6 MB/s throughput for program and 20 MB/s for read. An on-chip page copy function provides 9.4 MB/s throughput for garbage collection.

AB - A 125 mm2 1 Gb NAND flash uses 0.13 μm CMOS. The cell is 0.077 μm2. Chip architecture is changed to reduce chip size and to realize 10.6 MB/s throughput for program and 20 MB/s for read. An on-chip page copy function provides 9.4 MB/s throughput for garbage collection.

UR - http://www.scopus.com/inward/record.url?scp=0036224005&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036224005&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0036224005

SN - 0193-6530

SP - 82-83+411

JO - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

JF - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

IS - SUPPL.

T2 - 2002 IEEE International Solid-State Circuits Conference

Y2 - 3 February 2002 through 7 February 2002

ER -

A 125 mm2 1 Gb NAND flash memory with 10 Mb/s program throughput

抄録

ASJC Scopus subject areas

他のファイルとリンク

フィンガープリント

引用スタイル

A 125 mm² 1 Gb NAND flash memory with 10 Mb/s program throughput