A 1.41 W H.264/AVC real-time encoder soc for HDTV1080P

Zhenyu Liu; Yang Song; Ming Shao; Shen Li; Ngfeng Li; Shunichi Ishiwata; Masaki Nakagawa; Satoshi Goto; Takeshi Ikenaga

doi:10.1109/VLSIC.2007.4342716

A 1.41 W H.264/AVC real-time encoder soc for HDTV1080P

Zhenyu Liu^*, Yang Song, Ming Shao, Shen Li, Ngfeng Li, Shunichi Ishiwata, Masaki Nakagawa, Satoshi Goto, Takeshi Ikenaga

^*この研究の対応する著者

大学院情報生産システム研究科

研究成果: Conference contribution

46 被引用数 (Scopus)

抄録

A H.264/AVC baseline-profile real-time encoder for HDTV-1080p at 30fps is implemented with the dedicated hardware engines and one 32-bit Media embedded Processor (MeP) equipped with hardware extensions. The 11.5Gbps 64Mb System-in-Silicon DRAMA is embedded to alleviate the external memory bandwidth. With TSMC 0.1.8μm CMOS technology, the SoC core occupies 27.1 mm² die area and consumes 1.41W at 200MHz in typical work conditions.

本文言語	English
ホスト出版物のタイトル	2007 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers
ページ	12-13
ページ数	2
DOI	https://doi.org/10.1109/VLSIC.2007.4342716
出版ステータス	Published - 2007 12月 1
イベント	2007 Symposium on VLSI Circuits, VLSIC - Kyoto, Japan 継続期間: 2007 6月 14 → 2007 6月 16

出版物シリーズ

名前	IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Other

Other	2007 Symposium on VLSI Circuits, VLSIC
国/地域	Japan
City	Kyoto
Period	07/6/14 → 07/6/16

ASJC Scopus subject areas

電子材料、光学材料、および磁性材料
電子工学および電気工学

文献へのアクセス

10.1109/VLSIC.2007.4342716

他のファイルとリンク

引用スタイル

Liu, Z, Song, Y, Shao, M, Li, S, Li, N, Ishiwata, S, Nakagawa, M, Goto, S & Ikenaga, T 2007, A 1.41 W H.264/AVC real-time encoder soc for HDTV1080P. in 2007 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers., 4342716, IEEE Symposium on VLSI Circuits, Digest of Technical Papers, pp. 12-13, 2007 Symposium on VLSI Circuits, VLSIC, Kyoto, Japan, 07/6/14. https://doi.org/10.1109/VLSIC.2007.4342716

@inproceedings{9fac55d4fbf0461c9e66d9ed03e1c23c,

title = "A 1.41 W H.264/AVC real-time encoder soc for HDTV1080P",

abstract = "A H.264/AVC baseline-profile real-time encoder for HDTV-1080p at 30fps is implemented with the dedicated hardware engines and one 32-bit Media embedded Processor (MeP) equipped with hardware extensions. The 11.5Gbps 64Mb System-in-Silicon DRAMA is embedded to alleviate the external memory bandwidth. With TSMC 0.1.8μm CMOS technology, the SoC core occupies 27.1 mm2 die area and consumes 1.41W at 200MHz in typical work conditions.",

author = "Zhenyu Liu and Yang Song and Ming Shao and Shen Li and Ngfeng Li and Shunichi Ishiwata and Masaki Nakagawa and Satoshi Goto and Takeshi Ikenaga",

year = "2007",

month = dec,

day = "1",

doi = "10.1109/VLSIC.2007.4342716",

language = "English",

isbn = "9784900784048",

series = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

pages = "12--13",

booktitle = "2007 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers",

note = "2007 Symposium on VLSI Circuits, VLSIC ; Conference date: 14-06-2007 Through 16-06-2007",

}

TY - GEN

T1 - A 1.41 W H.264/AVC real-time encoder soc for HDTV1080P

AU - Liu, Zhenyu

AU - Song, Yang

AU - Shao, Ming

AU - Li, Shen

AU - Li, Ngfeng

AU - Ishiwata, Shunichi

AU - Nakagawa, Masaki

AU - Goto, Satoshi

AU - Ikenaga, Takeshi

PY - 2007/12/1

Y1 - 2007/12/1

N2 - A H.264/AVC baseline-profile real-time encoder for HDTV-1080p at 30fps is implemented with the dedicated hardware engines and one 32-bit Media embedded Processor (MeP) equipped with hardware extensions. The 11.5Gbps 64Mb System-in-Silicon DRAMA is embedded to alleviate the external memory bandwidth. With TSMC 0.1.8μm CMOS technology, the SoC core occupies 27.1 mm2 die area and consumes 1.41W at 200MHz in typical work conditions.

AB - A H.264/AVC baseline-profile real-time encoder for HDTV-1080p at 30fps is implemented with the dedicated hardware engines and one 32-bit Media embedded Processor (MeP) equipped with hardware extensions. The 11.5Gbps 64Mb System-in-Silicon DRAMA is embedded to alleviate the external memory bandwidth. With TSMC 0.1.8μm CMOS technology, the SoC core occupies 27.1 mm2 die area and consumes 1.41W at 200MHz in typical work conditions.

UR - http://www.scopus.com/inward/record.url?scp=39749203476&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=39749203476&partnerID=8YFLogxK

U2 - 10.1109/VLSIC.2007.4342716

DO - 10.1109/VLSIC.2007.4342716

M3 - Conference contribution

AN - SCOPUS:39749203476

SN - 9784900784048

T3 - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

SP - 12

EP - 13

BT - 2007 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers

T2 - 2007 Symposium on VLSI Circuits, VLSIC

Y2 - 14 June 2007 through 16 June 2007

ER -

A 1.41 W H.264/AVC real-time encoder soc for HDTV1080P

抄録

出版物シリーズ

Other

ASJC Scopus subject areas

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル