A 24.5-53.6pJ/pixel 4320p 60fps H.264/AVC intra-frame video encoder chip in 65nm CMOS

Dajiang Zhou; Gang He; Wei Fei; Zhixiang Chen; Jinjia Zhou; Satoshi Goto

doi:10.1109/ASPDAC.2013.6509562

A 24.5-53.6pJ/pixel 4320p 60fps H.264/AVC intra-frame video encoder chip in 65nm CMOS

Dajiang Zhou, Gang He, Wei Fei, Zhixiang Chen, Jinjia Zhou, Satoshi Goto

情報生産システム研究センター

研究成果: Conference contribution

抄録

An H.264/AVC intra-frame video encoder is implemented in 65nm CMOS. With an efficient intra prediction design, its maximum throughput reaches 1991Mpixels/s for 7680×4320p 60fps video, 9.4x to 32x faster than previous designs. The encoder also incorporates a 1.41Gbins/s CABAC architecture that has been enhanced by 31%. Moreover, low energy consumption is achieved by the high parallelism and hardware efficiency of this design. 1080p 30fps encoding dissipates only 2mW at 0.8V and 9MHz.

本文言語	English
ホスト出版物のタイトル	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
ページ	73-74
ページ数	2
DOI	https://doi.org/10.1109/ASPDAC.2013.6509562
出版ステータス	Published - 2013
イベント	2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013 - Yokohama 継続期間: 2013 1月 22 → 2013 1月 25

Other

Other	2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013
City	Yokohama
Period	13/1/22 → 13/1/25

ASJC Scopus subject areas

電子工学および電気工学
コンピュータサイエンスの応用
コンピュータグラフィックスおよびコンピュータ支援設計

UN SDG

この成果は、次の持続可能な開発目標に貢献しています

文献へのアクセス

10.1109/ASPDAC.2013.6509562

他のファイルとリンク

引用スタイル

Zhou, D, He, G, Fei, W, Chen, Z, Zhou, J & Goto, S 2013, A 24.5-53.6pJ/pixel 4320p 60fps H.264/AVC intra-frame video encoder chip in 65nm CMOS. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC., 6509562, pp. 73-74, 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013, Yokohama, 13/1/22. https://doi.org/10.1109/ASPDAC.2013.6509562

@inproceedings{6644a1711b8d42428f4a5718f635a1e6,

title = "A 24.5-53.6pJ/pixel 4320p 60fps H.264/AVC intra-frame video encoder chip in 65nm CMOS",

abstract = "An H.264/AVC intra-frame video encoder is implemented in 65nm CMOS. With an efficient intra prediction design, its maximum throughput reaches 1991Mpixels/s for 7680×4320p 60fps video, 9.4x to 32x faster than previous designs. The encoder also incorporates a 1.41Gbins/s CABAC architecture that has been enhanced by 31%. Moreover, low energy consumption is achieved by the high parallelism and hardware efficiency of this design. 1080p 30fps encoding dissipates only 2mW at 0.8V and 9MHz.",

author = "Dajiang Zhou and Gang He and Wei Fei and Zhixiang Chen and Jinjia Zhou and Satoshi Goto",

year = "2013",

doi = "10.1109/ASPDAC.2013.6509562",

language = "English",

isbn = "9781467330299",

pages = "73--74",

booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

note = "2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013 ; Conference date: 22-01-2013 Through 25-01-2013",

}

TY - GEN

T1 - A 24.5-53.6pJ/pixel 4320p 60fps H.264/AVC intra-frame video encoder chip in 65nm CMOS

AU - Zhou, Dajiang

AU - He, Gang

AU - Fei, Wei

AU - Chen, Zhixiang

AU - Zhou, Jinjia

AU - Goto, Satoshi

PY - 2013

Y1 - 2013

N2 - An H.264/AVC intra-frame video encoder is implemented in 65nm CMOS. With an efficient intra prediction design, its maximum throughput reaches 1991Mpixels/s for 7680×4320p 60fps video, 9.4x to 32x faster than previous designs. The encoder also incorporates a 1.41Gbins/s CABAC architecture that has been enhanced by 31%. Moreover, low energy consumption is achieved by the high parallelism and hardware efficiency of this design. 1080p 30fps encoding dissipates only 2mW at 0.8V and 9MHz.

AB - An H.264/AVC intra-frame video encoder is implemented in 65nm CMOS. With an efficient intra prediction design, its maximum throughput reaches 1991Mpixels/s for 7680×4320p 60fps video, 9.4x to 32x faster than previous designs. The encoder also incorporates a 1.41Gbins/s CABAC architecture that has been enhanced by 31%. Moreover, low energy consumption is achieved by the high parallelism and hardware efficiency of this design. 1080p 30fps encoding dissipates only 2mW at 0.8V and 9MHz.

UR - http://www.scopus.com/inward/record.url?scp=84877782118&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84877782118&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2013.6509562

DO - 10.1109/ASPDAC.2013.6509562

M3 - Conference contribution

AN - SCOPUS:84877782118

SN - 9781467330299

SP - 73

EP - 74

BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

T2 - 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013

Y2 - 22 January 2013 through 25 January 2013

ER -

A 24.5-53.6pJ/pixel 4320p 60fps H.264/AVC intra-frame video encoder chip in 65nm CMOS

抄録

Other

ASJC Scopus subject areas

UN SDG

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル