A 28-GHz band highly linear power amplifier with novel adaptive bias circuit for cascode MOSFET in 56-nm SOI CMOS

Hiroya Sato; Masao Yanagisawa; Toshihiko Yoshimasu

doi:10.1109/EDSSC.2017.8126403

A 28-GHz band highly linear power amplifier with novel adaptive bias circuit for cascode MOSFET in 56-nm SOI CMOS

Hiroya Sato^*, Masao Yanagisawa, Toshihiko Yoshimasu

^*この研究の対応する著者

研究成果: Conference contribution

3 被引用数 (Scopus)

抄録

This paper presents a highly linear 28-GHz band SOI CMOS power amplifier with an adaptive bias circuit for cascode MOSFET for next generation wireless communication. The power amplifier consists of a cascode MOSFET, the adaptive bias circuit and the input and output matching circuits. The power amplifier has exhibited a simulated output P1dB (1-dB gain compression point) of 19.2 dBm and a PAE of 39.0 %.

本文言語	English
ホスト出版物のタイトル	EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits
出版社	Institute of Electrical and Electronics Engineers Inc.
ページ	1-2
ページ数	2
ISBN（電子版）	9781538629079
DOI	https://doi.org/10.1109/EDSSC.2017.8126403
出版ステータス	Published - 2017 12月 1
イベント	13th IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2017 - Hsinchu, Taiwan, Province of China 継続期間: 2017 10月 18 → 2017 10月 20

出版物シリーズ

名前	EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits
巻	2017-January

Other

Other	13th IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2017
国/地域	Taiwan, Province of China
City	Hsinchu
Period	17/10/18 → 17/10/20

ASJC Scopus subject areas

電子材料、光学材料、および磁性材料
ハードウェアとアーキテクチャ
電子工学および電気工学

文献へのアクセス

10.1109/EDSSC.2017.8126403

他のファイルとリンク

引用スタイル

Sato, H., Yanagisawa, M., & Yoshimasu, T. (2017). A 28-GHz band highly linear power amplifier with novel adaptive bias circuit for cascode MOSFET in 56-nm SOI CMOS. In EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits (pp. 1-2). (EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits; Vol. 2017-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/EDSSC.2017.8126403

A 28-GHz band highly linear power amplifier with novel adaptive bias circuit for cascode MOSFET in 56-nm SOI CMOS. / Sato, Hiroya; Yanagisawa, Masao ; Yoshimasu, Toshihiko.
EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits. Institute of Electrical and Electronics Engineers Inc., 2017. p. 1-2 (EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits; Vol. 2017-January).

研究成果: Conference contribution

Sato, H, Yanagisawa, M & Yoshimasu, T 2017, A 28-GHz band highly linear power amplifier with novel adaptive bias circuit for cascode MOSFET in 56-nm SOI CMOS. in EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits. EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits, vol. 2017-January, Institute of Electrical and Electronics Engineers Inc., pp. 1-2, 13th IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2017, Hsinchu, Taiwan, Province of China, 17/10/18. https://doi.org/10.1109/EDSSC.2017.8126403

Sato H, Yanagisawa M , Yoshimasu T. A 28-GHz band highly linear power amplifier with novel adaptive bias circuit for cascode MOSFET in 56-nm SOI CMOS. In EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits. Institute of Electrical and Electronics Engineers Inc. 2017. p. 1-2. (EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits). doi: 10.1109/EDSSC.2017.8126403

Sato, Hiroya ; Yanagisawa, Masao ; Yoshimasu, Toshihiko. / A 28-GHz band highly linear power amplifier with novel adaptive bias circuit for cascode MOSFET in 56-nm SOI CMOS. EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits. Institute of Electrical and Electronics Engineers Inc., 2017. pp. 1-2 (EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits).

@inproceedings{8a3515f99a8e464aaabb8079a6771e9c,

title = "A 28-GHz band highly linear power amplifier with novel adaptive bias circuit for cascode MOSFET in 56-nm SOI CMOS",

abstract = "This paper presents a highly linear 28-GHz band SOI CMOS power amplifier with an adaptive bias circuit for cascode MOSFET for next generation wireless communication. The power amplifier consists of a cascode MOSFET, the adaptive bias circuit and the input and output matching circuits. The power amplifier has exhibited a simulated output P1dB (1-dB gain compression point) of 19.2 dBm and a PAE of 39.0 %.",

keywords = "Adaptive bias circuit, Linear power amplifier, SOI CMOS",

author = "Hiroya Sato and Masao Yanagisawa and Toshihiko Yoshimasu",

note = "Publisher Copyright: {\textcopyright} 2017 IEEE. All rights reserved.; 13th IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2017 ; Conference date: 18-10-2017 Through 20-10-2017",

year = "2017",

month = dec,

day = "1",

doi = "10.1109/EDSSC.2017.8126403",

language = "English",

series = "EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "1--2",

booktitle = "EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits",

}

TY - GEN

T1 - A 28-GHz band highly linear power amplifier with novel adaptive bias circuit for cascode MOSFET in 56-nm SOI CMOS

AU - Sato, Hiroya

AU - Yanagisawa, Masao

AU - Yoshimasu, Toshihiko

PY - 2017/12/1

Y1 - 2017/12/1

N2 - This paper presents a highly linear 28-GHz band SOI CMOS power amplifier with an adaptive bias circuit for cascode MOSFET for next generation wireless communication. The power amplifier consists of a cascode MOSFET, the adaptive bias circuit and the input and output matching circuits. The power amplifier has exhibited a simulated output P1dB (1-dB gain compression point) of 19.2 dBm and a PAE of 39.0 %.

AB - This paper presents a highly linear 28-GHz band SOI CMOS power amplifier with an adaptive bias circuit for cascode MOSFET for next generation wireless communication. The power amplifier consists of a cascode MOSFET, the adaptive bias circuit and the input and output matching circuits. The power amplifier has exhibited a simulated output P1dB (1-dB gain compression point) of 19.2 dBm and a PAE of 39.0 %.

KW - Adaptive bias circuit

KW - Linear power amplifier

KW - SOI CMOS

UR - http://www.scopus.com/inward/record.url?scp=85043463937&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85043463937&partnerID=8YFLogxK

U2 - 10.1109/EDSSC.2017.8126403

DO - 10.1109/EDSSC.2017.8126403

M3 - Conference contribution

AN - SCOPUS:85043463937

T3 - EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits

SP - 1

EP - 2

BT - EDSSC 2017 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 13th IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2017

Y2 - 18 October 2017 through 20 October 2017

ER -

A 28-GHz band highly linear power amplifier with novel adaptive bias circuit for cascode MOSFET in 56-nm SOI CMOS

抄録

出版物シリーズ

Other

ASJC Scopus subject areas

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル