A 41mW VGA@30fps quadtree video encoder for video surveillance systems

Qin Liu; Seiichiro Hiratsuka; Satoshi Goto; Takeshi Ikenaga

doi:10.1109/ICASIC.2007.4415741

A 41mW VGA@30fps quadtree video encoder for video surveillance systems

Qin Liu^*, Seiichiro Hiratsuka, Satoshi Goto, Takeshi Ikenaga

^*この研究の対応する著者

大学院情報生産システム研究科

研究成果: Conference contribution

抄録

Video surveillance system has a huge market as the number of installed camera shows, especially for the low power ones. This paper proposes a low power quadtree video encoder for video surveillance systems. It features a low complexity motion estimation algorithm, an application specific ME-MC processor, a dedicated qudatree encoder engine and a prediction-based clock gating technique. A chip capable of encoding 30 fps VGA (640×480) at 80MHz was fabricated using 0.18μm CMOS technology. A total of 153K gates with 558Kbits SRAM have been integrated into a 5.0 mm × 3.5 mm die. The power consumption is 40.87mW at 80MHz for VGA 30fps and 1.97mW at 3.3MHz for QCIF 15fps, respectively.

本文言語	English
ホスト出版物のタイトル	ASICON 2007 - 2007 7th International Conference on ASIC Proceeding
ページ	758-761
ページ数	4
DOI	https://doi.org/10.1109/ICASIC.2007.4415741
出版ステータス	Published - 2007 12月 1
イベント	2007 7th International Conference on ASIC, ASICON 2007 - Guilin, China 継続期間: 2007 10月 26 → 2007 10月 29

出版物シリーズ

名前	ASICON 2007 - 2007 7th International Conference on ASIC Proceeding

Conference

Conference	2007 7th International Conference on ASIC, ASICON 2007
国/地域	China
City	Guilin
Period	07/10/26 → 07/10/29

ASJC Scopus subject areas

ハードウェアとアーキテクチャ
電子工学および電気工学

文献へのアクセス

10.1109/ICASIC.2007.4415741

他のファイルとリンク

引用スタイル

Liu, Q, Hiratsuka, S, Goto, S & Ikenaga, T 2007, A 41mW VGA@30fps quadtree video encoder for video surveillance systems. in ASICON 2007 - 2007 7th International Conference on ASIC Proceeding., 4415741, ASICON 2007 - 2007 7th International Conference on ASIC Proceeding, pp. 758-761, 2007 7th International Conference on ASIC, ASICON 2007, Guilin, China, 07/10/26. https://doi.org/10.1109/ICASIC.2007.4415741

@inproceedings{7fae1e9777504fc8a9c176b9826d8229,

title = "A 41mW VGA@30fps quadtree video encoder for video surveillance systems",

abstract = "Video surveillance system has a huge market as the number of installed camera shows, especially for the low power ones. This paper proposes a low power quadtree video encoder for video surveillance systems. It features a low complexity motion estimation algorithm, an application specific ME-MC processor, a dedicated qudatree encoder engine and a prediction-based clock gating technique. A chip capable of encoding 30 fps VGA (640×480) at 80MHz was fabricated using 0.18μm CMOS technology. A total of 153K gates with 558Kbits SRAM have been integrated into a 5.0 mm × 3.5 mm die. The power consumption is 40.87mW at 80MHz for VGA 30fps and 1.97mW at 3.3MHz for QCIF 15fps, respectively.",

author = "Qin Liu and Seiichiro Hiratsuka and Satoshi Goto and Takeshi Ikenaga",

year = "2007",

month = dec,

day = "1",

doi = "10.1109/ICASIC.2007.4415741",

language = "English",

isbn = "1424411327",

series = "ASICON 2007 - 2007 7th International Conference on ASIC Proceeding",

pages = "758--761",

booktitle = "ASICON 2007 - 2007 7th International Conference on ASIC Proceeding",

note = "2007 7th International Conference on ASIC, ASICON 2007 ; Conference date: 26-10-2007 Through 29-10-2007",

}

TY - GEN

T1 - A 41mW VGA@30fps quadtree video encoder for video surveillance systems

AU - Liu, Qin

AU - Hiratsuka, Seiichiro

AU - Goto, Satoshi

AU - Ikenaga, Takeshi

PY - 2007/12/1

Y1 - 2007/12/1

N2 - Video surveillance system has a huge market as the number of installed camera shows, especially for the low power ones. This paper proposes a low power quadtree video encoder for video surveillance systems. It features a low complexity motion estimation algorithm, an application specific ME-MC processor, a dedicated qudatree encoder engine and a prediction-based clock gating technique. A chip capable of encoding 30 fps VGA (640×480) at 80MHz was fabricated using 0.18μm CMOS technology. A total of 153K gates with 558Kbits SRAM have been integrated into a 5.0 mm × 3.5 mm die. The power consumption is 40.87mW at 80MHz for VGA 30fps and 1.97mW at 3.3MHz for QCIF 15fps, respectively.

AB - Video surveillance system has a huge market as the number of installed camera shows, especially for the low power ones. This paper proposes a low power quadtree video encoder for video surveillance systems. It features a low complexity motion estimation algorithm, an application specific ME-MC processor, a dedicated qudatree encoder engine and a prediction-based clock gating technique. A chip capable of encoding 30 fps VGA (640×480) at 80MHz was fabricated using 0.18μm CMOS technology. A total of 153K gates with 558Kbits SRAM have been integrated into a 5.0 mm × 3.5 mm die. The power consumption is 40.87mW at 80MHz for VGA 30fps and 1.97mW at 3.3MHz for QCIF 15fps, respectively.

UR - http://www.scopus.com/inward/record.url?scp=48349126504&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=48349126504&partnerID=8YFLogxK

U2 - 10.1109/ICASIC.2007.4415741

DO - 10.1109/ICASIC.2007.4415741

M3 - Conference contribution

AN - SCOPUS:48349126504

SN - 1424411327

SN - 9781424411320

T3 - ASICON 2007 - 2007 7th International Conference on ASIC Proceeding

SP - 758

EP - 761

BT - ASICON 2007 - 2007 7th International Conference on ASIC Proceeding

T2 - 2007 7th International Conference on ASIC, ASICON 2007

Y2 - 26 October 2007 through 29 October 2007

ER -

A 41mW VGA@30fps quadtree video encoder for video surveillance systems

抄録

出版物シリーズ

Conference

ASJC Scopus subject areas

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル