A FPGA-based dual-pixel processing pipelined hardware accelerator for feature point detection part in SIFT
Q. I.U. Jingbang, Tianci Huang, Takeshi Ikenaga
研究成果: Conference contribution
19
被引用数
(Scopus)