A selector-based FFT processor and its FPGA implementation

Yuya Hirai; Kazushi Kawamura; Masao Yanagisawa; Nozomu Togawa

doi:10.1109/ISOCC.2017.8368783

A selector-based FFT processor and its FPGA implementation

Yuya Hirai, Kazushi Kawamura, Masao Yanagisawa, Nozomu Togawa

研究成果: Conference contribution

抄録

Fast Fourier transform (FFT) is used in various applications such as signal processings and developing a high-speed FFT processor is quite required. In this paper, we propose a high-speed FFT processor based on selector logics. The selector-based FFT processor is constructed by focusing on the subtract-multiplication operations and partly applying selector logics to them. Furthermore, we implement the selector-based FFT processor on a Xilinx FPGA. Experimental results show that our proposed FFT processor can improve the processing speed by up to 21% and also reduce the number of LUTs by up to 33% compared with a naive FFT processor.

本文言語	English
ホスト出版物のタイトル	Proceedings - International SoC Design Conference 2017, ISOCC 2017
出版社	Institute of Electrical and Electronics Engineers Inc.
ページ	88-89
ページ数	2
ISBN（電子版）	9781538622858
DOI	https://doi.org/10.1109/ISOCC.2017.8368783
出版ステータス	Published - 2018 5月 29
イベント	14th International SoC Design Conference, ISOCC 2017 - Seoul, Korea, Republic of 継続期間: 2017 11月 5 → 2017 11月 8

Other

Other	14th International SoC Design Conference, ISOCC 2017
国/地域	Korea, Republic of
City	Seoul
Period	17/11/5 → 17/11/8

ASJC Scopus subject areas

ハードウェアとアーキテクチャ
電子工学および電気工学
電子材料、光学材料、および磁性材料

文献へのアクセス

10.1109/ISOCC.2017.8368783

他のファイルとリンク

引用スタイル

Hirai, Y, Kawamura, K, Yanagisawa, M & Togawa, N 2018, A selector-based FFT processor and its FPGA implementation. in Proceedings - International SoC Design Conference 2017, ISOCC 2017. Institute of Electrical and Electronics Engineers Inc., pp. 88-89, 14th International SoC Design Conference, ISOCC 2017, Seoul, Korea, Republic of, 17/11/5. https://doi.org/10.1109/ISOCC.2017.8368783

@inproceedings{e803e04c2cd443939bf3141fd1ae46cd,

title = "A selector-based FFT processor and its FPGA implementation",

abstract = "Fast Fourier transform (FFT) is used in various applications such as signal processings and developing a high-speed FFT processor is quite required. In this paper, we propose a high-speed FFT processor based on selector logics. The selector-based FFT processor is constructed by focusing on the subtract-multiplication operations and partly applying selector logics to them. Furthermore, we implement the selector-based FFT processor on a Xilinx FPGA. Experimental results show that our proposed FFT processor can improve the processing speed by up to 21% and also reduce the number of LUTs by up to 33% compared with a naive FFT processor.",

author = "Yuya Hirai and Kazushi Kawamura and Masao Yanagisawa and Nozomu Togawa",

year = "2018",

month = may,

day = "29",

doi = "10.1109/ISOCC.2017.8368783",

language = "English",

pages = "88--89",

booktitle = "Proceedings - International SoC Design Conference 2017, ISOCC 2017",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "14th International SoC Design Conference, ISOCC 2017 ; Conference date: 05-11-2017 Through 08-11-2017",

}

TY - GEN

T1 - A selector-based FFT processor and its FPGA implementation

AU - Hirai, Yuya

AU - Kawamura, Kazushi

AU - Yanagisawa, Masao

AU - Togawa, Nozomu

PY - 2018/5/29

Y1 - 2018/5/29

N2 - Fast Fourier transform (FFT) is used in various applications such as signal processings and developing a high-speed FFT processor is quite required. In this paper, we propose a high-speed FFT processor based on selector logics. The selector-based FFT processor is constructed by focusing on the subtract-multiplication operations and partly applying selector logics to them. Furthermore, we implement the selector-based FFT processor on a Xilinx FPGA. Experimental results show that our proposed FFT processor can improve the processing speed by up to 21% and also reduce the number of LUTs by up to 33% compared with a naive FFT processor.

AB - Fast Fourier transform (FFT) is used in various applications such as signal processings and developing a high-speed FFT processor is quite required. In this paper, we propose a high-speed FFT processor based on selector logics. The selector-based FFT processor is constructed by focusing on the subtract-multiplication operations and partly applying selector logics to them. Furthermore, we implement the selector-based FFT processor on a Xilinx FPGA. Experimental results show that our proposed FFT processor can improve the processing speed by up to 21% and also reduce the number of LUTs by up to 33% compared with a naive FFT processor.

UR - http://www.scopus.com/inward/record.url?scp=85048877455&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85048877455&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2017.8368783

DO - 10.1109/ISOCC.2017.8368783

M3 - Conference contribution

AN - SCOPUS:85048877455

SP - 88

EP - 89

BT - Proceedings - International SoC Design Conference 2017, ISOCC 2017

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 14th International SoC Design Conference, ISOCC 2017

Y2 - 5 November 2017 through 8 November 2017

ER -

A selector-based FFT processor and its FPGA implementation

抄録

Other

ASJC Scopus subject areas

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル