抄録
In this paper, we propose a new energy saving boost logic structure named Invert Boost Logic(IBL). This design belongs to the Boost Logic family and inherits the same two-phase structure. Transistor numbers, layout area and power consumption reduce significantly by virtue of this novel design. Driven by two opposite phased power clocks, it can maximize its gate drivability by increasing the logic power supply voltage thanks to the recycling ability of the AC energy sources as well as two latches. Energy cut could be as high as 60% at GHz-Class frequencies.
本文言語 | English |
---|---|
ホスト出版物のタイトル | International Conference on Electronic Devices, Systems, and Applications |
ページ | 25-28 |
ページ数 | 4 |
DOI | |
出版ステータス | Published - 2011 |
イベント | 2011 International Conference on Electronic Devices, Systems and Applications, ICEDSA 2011 - Kuala Lumpur 継続期間: 2011 4月 25 → 2011 4月 27 |
Other
Other | 2011 International Conference on Electronic Devices, Systems and Applications, ICEDSA 2011 |
---|---|
City | Kuala Lumpur |
Period | 11/4/25 → 11/4/27 |
ASJC Scopus subject areas
- コンピュータ サイエンスの応用
- ハードウェアとアーキテクチャ
- ソフトウェア
- 電子工学および電気工学