TY - JOUR
T1 - Analysis of de-embedding error cancellation in cascade circuit design
AU - Takano, Kyoya
AU - Fujimoto, Ryuichi
AU - Katayama, Kosuke
AU - Motoyoshi, Mizuki
AU - Fujishima, Minoru
PY - 2011/10
Y1 - 2011/10
N2 - Accurate device models are very important for the design of high-frequency circuits. One of the factors degrading the accuracy of device models appears during the de-embedding procedure. Generally, to obtain device characteristics without parasitic elements such as pads, a deembedding procedure is essential. However, some errors are introduced during this procedure, which degrades the accuracy of device models. In this paper, we demonstrate that such errors due to de-embedding are cancelled in cascade circuit design, meaning that cascade circuits can be designed without knowing the actual characteristics of devices. Because it is difficult to know the actual characteristics of devices at a high frequency, the cancellation of the de-embedding error is expected to improve the accuracy of device models at high frequencies. After giving a theoretical treatment of de-embedding error cancellation, we report the results of simulations and measurements performed for verification.
AB - Accurate device models are very important for the design of high-frequency circuits. One of the factors degrading the accuracy of device models appears during the de-embedding procedure. Generally, to obtain device characteristics without parasitic elements such as pads, a deembedding procedure is essential. However, some errors are introduced during this procedure, which degrades the accuracy of device models. In this paper, we demonstrate that such errors due to de-embedding are cancelled in cascade circuit design, meaning that cascade circuits can be designed without knowing the actual characteristics of devices. Because it is difficult to know the actual characteristics of devices at a high frequency, the cancellation of the de-embedding error is expected to improve the accuracy of device models at high frequencies. After giving a theoretical treatment of de-embedding error cancellation, we report the results of simulations and measurements performed for verification.
KW - Cascade circuit
KW - De-embedding
KW - TRL
UR - http://www.scopus.com/inward/record.url?scp=80053414571&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=80053414571&partnerID=8YFLogxK
U2 - 10.1587/transele.E94.C.1641
DO - 10.1587/transele.E94.C.1641
M3 - Article
AN - SCOPUS:80053414571
SN - 0916-8524
VL - E94-C
SP - 1641
EP - 1649
JO - IEICE Transactions on Electronics
JF - IEICE Transactions on Electronics
IS - 10
ER -