Design and implementation of an EOS chip

Liangwei Ge*, Takeshi Yoshimura

*この研究の対応する著者

研究成果: Conference contribution

3 被引用数 (Scopus)

抄録

As a very successful technology, Ethernet has now dominated the data transmission in LAN. However, some inborn defects, like the lack of guaranteed Quality of Services (QoS), restricts the maximum scope of Ethernet. Utilizing SDH/SONET, a technology for transmitting data over long distance, to overcome such limit is one promising solution. This solution termed Ethernet over SDH/SONET (EOS) combines the simplicity and affordability of Ethernet with the reliability and scalability of SDH/SONET. In this paper, the design and implementation of an EOS chip, which maps Ethernet fames into SONET/SDH payloads using both standard concatenation and virtual concatenation, is put forward. Several problems encountered during the implementation and their solutions are also discussed. The validity of the design has been proved by thorough functional simulation and FPGA verification.

本文言語English
ホスト出版物のタイトルASICON 2005: 2005 6th International Conference on ASIC, Proceedings
ページ350-353
ページ数4
1
出版ステータスPublished - 2005
イベントASICON 2005: 2005 6th International Conference on ASIC - Shanghai
継続期間: 2005 10月 242005 10月 27

Other

OtherASICON 2005: 2005 6th International Conference on ASIC
CityShanghai
Period05/10/2405/10/27

ASJC Scopus subject areas

  • 工学(全般)

フィンガープリント

「Design and implementation of an EOS chip」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル