Fully utilized and low design effort architecture for H.264/AVC intra predictor generation

Yiqing Huang*, Qin Liu, Takeshi Ikenaga

*この研究の対応する著者

研究成果: Conference contribution

抄録

Fully exploiting the spatial feature of image makes H.264/ AVC standard superior in intra prediction part. However, when hardware is considered, full support of all intra modes will cause high design effort, especially for large image size. In this paper, we propose a low design effort solution for intra predictor generation, which is the most significant part in intra engine. Firstly, one parallel processing flow is given out, which achieves 37.5% reduction of processing time. Secondly, a fully utilized predictor generation architecture is given out, which saves 77.5% cycles of original one. With 30.11k gates at 200MHz, our design can support full-mode intra prediction for real-time processing of 4k×2k@60fps.

本文言語English
ホスト出版物のタイトルAdvances in Multimedia Modeling - 16th International Multimedia Modeling Conference, MMM 2010, Proceedings
ページ737-742
ページ数6
DOI
出版ステータスPublished - 2009 12月 1
イベント16th International Multimedia Modeling Conference on Advances in Multimedia Modeling, MMM 2010 - Chongqing, China
継続期間: 2010 10月 62010 10月 8

出版物シリーズ

名前Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
5916 LNCS
ISSN(印刷版)0302-9743
ISSN(電子版)1611-3349

Conference

Conference16th International Multimedia Modeling Conference on Advances in Multimedia Modeling, MMM 2010
国/地域China
CityChongqing
Period10/10/610/10/8

ASJC Scopus subject areas

  • 理論的コンピュータサイエンス
  • コンピュータ サイエンス(全般)

フィンガープリント

「Fully utilized and low design effort architecture for H.264/AVC intra predictor generation」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル