Heterogeneous multi-core architecture that enables 54x AAC-LC stereo encoding

Hiroaki Shikano*, Masaki Ito, Masafumi Onouchi, Takashi Todaka, Takanobu Tsunoda, Tomoyuki Kodama, Kunio Uchiyama, Toshihiko Odaka, Tatsuya Kamei, Ei Nagahama, Manabu Kusaoke, Yusuke Nitta, Yasutaka Wada, Keiji Kimura, Hironori Kasahara


研究成果: Article査読

16 被引用数 (Scopus)


This paper describes a heterogeneous multi-core processor (HMCP) architecture that integrates general-purpose processors (CPUs) and accelerators (ACCs) to achieve exceptional performance as well as low-power consumption for the SoCs of embedded systems. The memory architectures of CPUs and ACCs were unified to improve programming and compiling efficiency. Advanced audio codec-low complexity (AAC-LC) stereo audio encoding was parallelized on a heterogeneous multi-core having homogeneous processor cores and dynamically reconfigurable processor (DRP) ACC cores in a preliminary evaluation of the HMCP architecture. The performance evaluation revealed that 54x AAC encoding was achieved on the chip with two CPUs at 600 MHz and two DRPs at 300 MHz, which achieved encoding of an entire CD within 1-2 min.

ジャーナルIEEE Journal of Solid-State Circuits
出版ステータスPublished - 2008 1月

ASJC Scopus subject areas

  • 電子工学および電気工学


「Heterogeneous multi-core architecture that enables 54x AAC-LC stereo encoding」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。