Memory design using a one-transistor gain cell on SOI

Takashi Ohsawa; Katsuyuki Fujita; Tomoki Higashi; Yoshihisa Iwata; Takeshi Kajiyama; Yoshiyuki Asao; Kazumasa Sunouchi

doi:10.1109/JSSC.2002.802359

Memory design using a one-transistor gain cell on SOI

Takashi Ohsawa^*, Katsuyuki Fujita, Tomoki Higashi, Yoshihisa Iwata, Takeshi Kajiyama, Yoshiyuki Asao, Kazumasa Sunouchi

^*この研究の対応する著者

研究成果: Article › 査読

57 被引用数 (Scopus)

抄録

A 512-kb memory has been developed featuring a one-transistor gain cell of size 7F²(F = 0.18 μm) on SOI. The cell named the floating body transistor cell (FBC) has the ability to achieve a 4F² cell using self-aligned contact technologies and is proved to be scalable with respect to a cell signal. A basic operation was verified by device simulation and hardware measurement. An array driving method is disclosed which makes selective write possible. A cell signal sensing system consisting of a pair of reference cells written opposite data and comparing the combined current with the doubled cell current is shown to be robust against cell parameter variations in process and temperature. A random access time of 40 ns was simulated. Nondestructive readout and C_b/C_s free signal development drastically improve cell efficiency.

本文言語	English
ページ（範囲）	1510-1522
ページ数	13
ジャーナル	IEEE Journal of Solid-State Circuits
巻	37
号	11
DOI	https://doi.org/10.1109/JSSC.2002.802359
出版ステータス	Published - 2002 11月
外部発表	はい

ASJC Scopus subject areas

電子工学および電気工学

文献へのアクセス

10.1109/JSSC.2002.802359

他のファイルとリンク

引用スタイル

@article{292f1c99c7ae42f396e40b597e057187,

title = "Memory design using a one-transistor gain cell on SOI",

abstract = "A 512-kb memory has been developed featuring a one-transistor gain cell of size 7F2(F = 0.18 μm) on SOI. The cell named the floating body transistor cell (FBC) has the ability to achieve a 4F2 cell using self-aligned contact technologies and is proved to be scalable with respect to a cell signal. A basic operation was verified by device simulation and hardware measurement. An array driving method is disclosed which makes selective write possible. A cell signal sensing system consisting of a pair of reference cells written opposite data and comparing the combined current with the doubled cell current is shown to be robust against cell parameter variations in process and temperature. A random access time of 40 ns was simulated. Nondestructive readout and Cb/Cs free signal development drastically improve cell efficiency.",

keywords = "Capacitor-less DRAM, DRAM, Embedded memory, Floating body transistor cell, Gain cell, Nondestructive readout, Silicon-on-insulator technology",

author = "Takashi Ohsawa and Katsuyuki Fujita and Tomoki Higashi and Yoshihisa Iwata and Takeshi Kajiyama and Yoshiyuki Asao and Kazumasa Sunouchi",

year = "2002",

month = nov,

doi = "10.1109/JSSC.2002.802359",

language = "English",

volume = "37",

pages = "1510--1522",

journal = "IEEE Journal of Solid-State Circuits",

issn = "0018-9200",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "11",

}

TY - JOUR

T1 - Memory design using a one-transistor gain cell on SOI

AU - Ohsawa, Takashi

AU - Fujita, Katsuyuki

AU - Higashi, Tomoki

AU - Iwata, Yoshihisa

AU - Kajiyama, Takeshi

AU - Asao, Yoshiyuki

AU - Sunouchi, Kazumasa

PY - 2002/11

Y1 - 2002/11

N2 - A 512-kb memory has been developed featuring a one-transistor gain cell of size 7F2(F = 0.18 μm) on SOI. The cell named the floating body transistor cell (FBC) has the ability to achieve a 4F2 cell using self-aligned contact technologies and is proved to be scalable with respect to a cell signal. A basic operation was verified by device simulation and hardware measurement. An array driving method is disclosed which makes selective write possible. A cell signal sensing system consisting of a pair of reference cells written opposite data and comparing the combined current with the doubled cell current is shown to be robust against cell parameter variations in process and temperature. A random access time of 40 ns was simulated. Nondestructive readout and Cb/Cs free signal development drastically improve cell efficiency.

AB - A 512-kb memory has been developed featuring a one-transistor gain cell of size 7F2(F = 0.18 μm) on SOI. The cell named the floating body transistor cell (FBC) has the ability to achieve a 4F2 cell using self-aligned contact technologies and is proved to be scalable with respect to a cell signal. A basic operation was verified by device simulation and hardware measurement. An array driving method is disclosed which makes selective write possible. A cell signal sensing system consisting of a pair of reference cells written opposite data and comparing the combined current with the doubled cell current is shown to be robust against cell parameter variations in process and temperature. A random access time of 40 ns was simulated. Nondestructive readout and Cb/Cs free signal development drastically improve cell efficiency.

KW - Capacitor-less DRAM

KW - DRAM

KW - Embedded memory

KW - Floating body transistor cell

KW - Gain cell

KW - Nondestructive readout

KW - Silicon-on-insulator technology

UR - http://www.scopus.com/inward/record.url?scp=0036857083&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036857083&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2002.802359

DO - 10.1109/JSSC.2002.802359

M3 - Article

AN - SCOPUS:0036857083

SN - 0018-9200

VL - 37

SP - 1510

EP - 1522

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

IS - 11

ER -

Memory design using a one-transistor gain cell on SOI

抄録

ASJC Scopus subject areas

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル