New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM

Ce Li; Yiping Dong; Takahiro Watanabe

doi:10.1109/ISLPED.2011.5993640

New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM

Ce Li^*, Yiping Dong, Takahiro Watanabe

^*この研究の対応する著者

大学院情報生産システム研究科

研究成果: Conference contribution

10 被引用数 (Scopus)

抄録

The power consumption of FPGA is larger than that of ASIC to perform the same function in the same scaling. In this paper, we propose a Power Control Hard Macro (PCHM) based coarse-grained power gating FPGA architecture to dynamically reduce the power consumption. The algorithm of the placement based on sleep region is presented. After enhancing the CAD framework, a detailed study is given under different region size supported by the new FPGA architecture. As a result, the proposed architecture and the placement algorithm can reduce 51% power consumption on average compared with normal architecture.

本文言語	English
ホスト出版物のタイトル	IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011
ページ	223-228
ページ数	6
DOI	https://doi.org/10.1109/ISLPED.2011.5993640
出版ステータス	Published - 2011 9月 19
イベント	17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011 - Fukuoka, Japan 継続期間: 2011 8月 1 → 2011 8月 3

出版物シリーズ

名前	Proceedings of the International Symposium on Low Power Electronics and Design
ISSN（印刷版）	1533-4678

Other

Other	17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011
国/地域	Japan
City	Fukuoka
Period	11/8/1 → 11/8/3

ASJC Scopus subject areas

工学（全般）

文献へのアクセス

10.1109/ISLPED.2011.5993640

他のファイルとリンク

引用スタイル

Li, C., Dong, Y., & Watanabe, T. (2011). New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM. In IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011 (pp. 223-228). Article 5993640 (Proceedings of the International Symposium on Low Power Electronics and Design). https://doi.org/10.1109/ISLPED.2011.5993640

New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM. / Li, Ce; Dong, Yiping; Watanabe, Takahiro.
IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011. 2011. p. 223-228 5993640 (Proceedings of the International Symposium on Low Power Electronics and Design).

研究成果: Conference contribution

Li, C, Dong, Y & Watanabe, T 2011, New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM. in IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011., 5993640, Proceedings of the International Symposium on Low Power Electronics and Design, pp. 223-228, 17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011, Fukuoka, Japan, 11/8/1. https://doi.org/10.1109/ISLPED.2011.5993640

@inproceedings{8b2a4a1d309d4a6cba7f011fc3d88b0a,

title = "New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM",

abstract = "The power consumption of FPGA is larger than that of ASIC to perform the same function in the same scaling. In this paper, we propose a Power Control Hard Macro (PCHM) based coarse-grained power gating FPGA architecture to dynamically reduce the power consumption. The algorithm of the placement based on sleep region is presented. After enhancing the CAD framework, a detailed study is given under different region size supported by the new FPGA architecture. As a result, the proposed architecture and the placement algorithm can reduce 51% power consumption on average compared with normal architecture.",

author = "Ce Li and Yiping Dong and Takahiro Watanabe",

year = "2011",

month = sep,

day = "19",

doi = "10.1109/ISLPED.2011.5993640",

language = "English",

isbn = "9781612846590",

series = "Proceedings of the International Symposium on Low Power Electronics and Design",

pages = "223--228",

booktitle = "IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011",

note = "17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011 ; Conference date: 01-08-2011 Through 03-08-2011",

}

TY - GEN

T1 - New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM

AU - Li, Ce

AU - Dong, Yiping

AU - Watanabe, Takahiro

PY - 2011/9/19

Y1 - 2011/9/19

N2 - The power consumption of FPGA is larger than that of ASIC to perform the same function in the same scaling. In this paper, we propose a Power Control Hard Macro (PCHM) based coarse-grained power gating FPGA architecture to dynamically reduce the power consumption. The algorithm of the placement based on sleep region is presented. After enhancing the CAD framework, a detailed study is given under different region size supported by the new FPGA architecture. As a result, the proposed architecture and the placement algorithm can reduce 51% power consumption on average compared with normal architecture.

AB - The power consumption of FPGA is larger than that of ASIC to perform the same function in the same scaling. In this paper, we propose a Power Control Hard Macro (PCHM) based coarse-grained power gating FPGA architecture to dynamically reduce the power consumption. The algorithm of the placement based on sleep region is presented. After enhancing the CAD framework, a detailed study is given under different region size supported by the new FPGA architecture. As a result, the proposed architecture and the placement algorithm can reduce 51% power consumption on average compared with normal architecture.

UR - http://www.scopus.com/inward/record.url?scp=80052702920&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80052702920&partnerID=8YFLogxK

U2 - 10.1109/ISLPED.2011.5993640

DO - 10.1109/ISLPED.2011.5993640

M3 - Conference contribution

AN - SCOPUS:80052702920

SN - 9781612846590

T3 - Proceedings of the International Symposium on Low Power Electronics and Design

SP - 223

EP - 228

BT - IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011

T2 - 17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011

Y2 - 1 August 2011 through 3 August 2011

ER -

New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM

抄録

出版物シリーズ

Other

ASJC Scopus subject areas

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル