Pipeline architecture of particle swarm optimization

Xiao Cai; Syahrulanuar Ngah; Hui Zhu; Yuji Tanabe; Takaaki Baba

doi:10.1109/ICIS.2010.42

Pipeline architecture of particle swarm optimization

Xiao Cai^*, Syahrulanuar Ngah, Hui Zhu, Yuji Tanabe, Takaaki Baba

^*この研究の対応する著者

大学院情報生産システム研究科

研究成果: Conference contribution

2 被引用数 (Scopus)

抄録

This paper develops pipeline architecture of particle swarm optimization with random time-varying inertia weight and acceleration coefficients (PSO-RTVIWAC) based on existing serial architecture. The proposed architecture incorporated two features to reduce calculation error and keep high speed calculation with acceptable chip area cost. First, actual hardware design is simplified. Then the pipeline mechanism is introduced. The developed system is implemented in field programmable gate array (FPGA) and achieves high stability with slightly increased speed.

本文言語	English
ホスト出版物のタイトル	Proceedings - 9th IEEE/ACIS International Conference on Computer and Information Science, ICIS 2010
ページ	3-8
ページ数	6
DOI	https://doi.org/10.1109/ICIS.2010.42
出版ステータス	Published - 2010
イベント	9th IEEE/ACIS International Conference on Computer and Information Science, ICIS 2010 - Yamagata 継続期間: 2010 8月 18 → 2010 8月 20

Other

Other	9th IEEE/ACIS International Conference on Computer and Information Science, ICIS 2010
City	Yamagata
Period	10/8/18 → 10/8/20

ASJC Scopus subject areas

情報システム

文献へのアクセス

10.1109/ICIS.2010.42

他のファイルとリンク

引用スタイル

Cai, X, Ngah, S, Zhu, H, Tanabe, Y & Baba, T 2010, Pipeline architecture of particle swarm optimization. in Proceedings - 9th IEEE/ACIS International Conference on Computer and Information Science, ICIS 2010., 5593142, pp. 3-8, 9th IEEE/ACIS International Conference on Computer and Information Science, ICIS 2010, Yamagata, 10/8/18. https://doi.org/10.1109/ICIS.2010.42

@inproceedings{8d5b341bd1cd478892260585870fc470,

title = "Pipeline architecture of particle swarm optimization",

abstract = "This paper develops pipeline architecture of particle swarm optimization with random time-varying inertia weight and acceleration coefficients (PSO-RTVIWAC) based on existing serial architecture. The proposed architecture incorporated two features to reduce calculation error and keep high speed calculation with acceptable chip area cost. First, actual hardware design is simplified. Then the pipeline mechanism is introduced. The developed system is implemented in field programmable gate array (FPGA) and achieves high stability with slightly increased speed.",

keywords = "Field programmable gate array, Particle swarm optimization, Pipeline, Positioning system",

author = "Xiao Cai and Syahrulanuar Ngah and Hui Zhu and Yuji Tanabe and Takaaki Baba",

year = "2010",

doi = "10.1109/ICIS.2010.42",

language = "English",

isbn = "9780769541471",

pages = "3--8",

booktitle = "Proceedings - 9th IEEE/ACIS International Conference on Computer and Information Science, ICIS 2010",

note = "9th IEEE/ACIS International Conference on Computer and Information Science, ICIS 2010 ; Conference date: 18-08-2010 Through 20-08-2010",

}

TY - GEN

T1 - Pipeline architecture of particle swarm optimization

AU - Cai, Xiao

AU - Ngah, Syahrulanuar

AU - Zhu, Hui

AU - Tanabe, Yuji

AU - Baba, Takaaki

PY - 2010

Y1 - 2010

N2 - This paper develops pipeline architecture of particle swarm optimization with random time-varying inertia weight and acceleration coefficients (PSO-RTVIWAC) based on existing serial architecture. The proposed architecture incorporated two features to reduce calculation error and keep high speed calculation with acceptable chip area cost. First, actual hardware design is simplified. Then the pipeline mechanism is introduced. The developed system is implemented in field programmable gate array (FPGA) and achieves high stability with slightly increased speed.

AB - This paper develops pipeline architecture of particle swarm optimization with random time-varying inertia weight and acceleration coefficients (PSO-RTVIWAC) based on existing serial architecture. The proposed architecture incorporated two features to reduce calculation error and keep high speed calculation with acceptable chip area cost. First, actual hardware design is simplified. Then the pipeline mechanism is introduced. The developed system is implemented in field programmable gate array (FPGA) and achieves high stability with slightly increased speed.

KW - Field programmable gate array

KW - Particle swarm optimization

KW - Pipeline

KW - Positioning system

UR - http://www.scopus.com/inward/record.url?scp=78649240838&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78649240838&partnerID=8YFLogxK

U2 - 10.1109/ICIS.2010.42

DO - 10.1109/ICIS.2010.42

M3 - Conference contribution

AN - SCOPUS:78649240838

SN - 9780769541471

SP - 3

EP - 8

BT - Proceedings - 9th IEEE/ACIS International Conference on Computer and Information Science, ICIS 2010

T2 - 9th IEEE/ACIS International Conference on Computer and Information Science, ICIS 2010

Y2 - 18 August 2010 through 20 August 2010

ER -

Pipeline architecture of particle swarm optimization

抄録

Other

ASJC Scopus subject areas

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル