TY - GEN

T1 - QTOP

T2 - 2009 IEEE Student Conference on Research and Development, SCOReD2009

AU - Zolfaghari, Behrouz

AU - Mozafari, Saadat Pour

AU - Karkhaneh, Haleh

PY - 2009

Y1 - 2009

N2 - Minimizing Logic functions is of great importance in design and implementation of digital circuits because makes them more efficient and simpler to implement. Therefore, it is considered as an important subject in electrical and computer engineering educational programs. There are some systematic techniques, which are traditionally used in order to teach how to minimize logic functions. These techniques can be easily implemented in the form of computer programs; however, each of them has shortcomings from education point of view. For example, the Quine-McCluski technique is an iterative technique and therefore takes a long time and increases the probability of making mistakes. The K-map- the other traditional method-causes a visual difficulty in distinguishing adjacent entries and prime implicants. This paper proposes a topological non-iterative approach to minimizing single-output logic functions which is based on representing minterms by nodes in a Q n graph. The main goal of this approach is to represent prime implicants by explicit cycles in Q n graphs in order to eliminate the ambiguity in distinguishing implicants and prevent mistakes.

AB - Minimizing Logic functions is of great importance in design and implementation of digital circuits because makes them more efficient and simpler to implement. Therefore, it is considered as an important subject in electrical and computer engineering educational programs. There are some systematic techniques, which are traditionally used in order to teach how to minimize logic functions. These techniques can be easily implemented in the form of computer programs; however, each of them has shortcomings from education point of view. For example, the Quine-McCluski technique is an iterative technique and therefore takes a long time and increases the probability of making mistakes. The K-map- the other traditional method-causes a visual difficulty in distinguishing adjacent entries and prime implicants. This paper proposes a topological non-iterative approach to minimizing single-output logic functions which is based on representing minterms by nodes in a Q n graph. The main goal of this approach is to represent prime implicants by explicit cycles in Q n graphs in order to eliminate the ambiguity in distinguishing implicants and prevent mistakes.

KW - Implicant

KW - K-map

KW - Logic function minimization

UR - http://www.scopus.com/inward/record.url?scp=77952640536&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77952640536&partnerID=8YFLogxK

U2 - 10.1109/SCORED.2009.5443017

DO - 10.1109/SCORED.2009.5443017

M3 - Conference contribution

AN - SCOPUS:77952640536

SN - 9781424451876

T3 - SCOReD2009 - Proceedings of 2009 IEEE Student Conference on Research and Development

SP - 292

EP - 295

BT - SCOReD2009 - Proceedings of 2009 IEEE Student Conference on Research and Development

Y2 - 16 November 2009 through 18 November 2009

ER -