Redundant via insertion: Removing design rule conflicts and balancing via density

Song Chen*, Jianwei Shen, Wei Guo, Mei Fang Chiang, Takeshi Yoshimura

*この研究の対応する著者

研究成果: Article査読

2 被引用数 (Scopus)

抄録

The occurrence of via defects increases due to the shrinking size in integrated circuit manufacturing. Redundant via insertion is an effective and recommended method to reduce the yield loss caused by via failures. In this paper, we introduce the redundant via allocation problem for layer partition-based redundant via insertion methods [1] and solve it using the genetic algorithm. At the same time, we use a convex-cost flow model to equilibrate the via density, which is good for the via density rules. The results of layer partition-based model depend on the partition and processing order of metal layers. Furthermore, even we try all of partitions and processing orders, we might miss the optimal solutions. By introducing the redundant via allocation problem on partitioning boundaries, we can avoid the sub-optimality of the original layer-partition based method. The experimental results show that the proposed method got 12 more redundant vias inserted on average and the via density balance can be greatly improved.

本文言語English
ページ(範囲)2372-2379
ページ数8
ジャーナルIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
E93-A
12
DOI
出版ステータスPublished - 2010 12月

ASJC Scopus subject areas

  • 電子工学および電気工学
  • コンピュータ グラフィックスおよびコンピュータ支援設計
  • 応用数学
  • 信号処理

フィンガープリント

「Redundant via insertion: Removing design rule conflicts and balancing via density」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル