System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTV

Kouichi Kumagai; Changqi Yang; Hitoshi Izumino; Nobuyuki Narita; Keisuke Shinjo; Shin Ichi Iwashita; Yuji Nakaoka; Tomohiro Kawamura; Hideo Komabashiri; Tsukasa Minato; Atsushi Ambo; Takamasa Suzuki; Zhenyu Liu; Yang Song; Satoshi Goto; Takeshi Ikenaga; Yoshihiro Mabuchi; Kenji Yoshida

System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTV

Kouichi Kumagai^*, Changqi Yang, Hitoshi Izumino, Nobuyuki Narita, Keisuke Shinjo, Shin Ichi Iwashita, Yuji Nakaoka, Tomohiro Kawamura, Hideo Komabashiri, Tsukasa Minato, Atsushi Ambo, Takamasa Suzuki, Zhenyu Liu, Yang Song, Satoshi Goto, Takeshi Ikenaga, Yoshihiro Mabuchi, Kenji Yoshida

^*この研究の対応する著者

大学院情報生産システム研究科

研究成果: Conference contribution

38 被引用数 (Scopus)

抄録

System-in-silicon (SiS) is a multi-chip architecture to realize wide bandwidth communication between logic and memory with low power. The application of SiS to H.264/AVC motion estimation is presented. DRAM is integrated with 23.1 Gb/s bandwidth and 1.6pJ/b data transfer efficiency, realizing real-time 1080HDTV processing with 263.1GB/S.

本文言語	English
ホスト出版物のタイトル	2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers
ページ	430+417
出版ステータス	Published - 2006 12月 1
イベント	2006 IEEE International Solid-State Circuits Conference, ISSCC - San Francisco, CA, United States 継続期間: 2006 2月 6 → 2006 2月 9

出版物シリーズ

名前	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
ISSN（印刷版）	0193-6530

Conference

Conference	2006 IEEE International Solid-State Circuits Conference, ISSCC
国/地域	United States
City	San Francisco, CA
Period	06/2/6 → 06/2/9

ASJC Scopus subject areas

電子材料、光学材料、および磁性材料
電子工学および電気工学

他のファイルとリンク

引用スタイル

Kumagai, K., Yang, C., Izumino, H., Narita, N., Shinjo, K., Iwashita, S. I., Nakaoka, Y., Kawamura, T., Komabashiri, H., Minato, T., Ambo, A., Suzuki, T., Liu, Z., Song, Y., Goto, S., Ikenaga, T., Mabuchi, Y., & Yoshida, K. (2006). System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTV. In 2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers (pp. 430+417). 記事 1696226 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference).

System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTV. / Kumagai, Kouichi; Yang, Changqi; Izumino, Hitoshi その他.
2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers. 2006. p. 430+417 1696226 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference).

研究成果: Conference contribution

Kumagai, K, Yang, C, Izumino, H, Narita, N, Shinjo, K, Iwashita, SI, Nakaoka, Y, Kawamura, T, Komabashiri, H, Minato, T, Ambo, A, Suzuki, T, Liu, Z, Song, Y, Goto, S, Ikenaga, T, Mabuchi, Y & Yoshida, K 2006, System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTV. in 2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers., 1696226, Digest of Technical Papers - IEEE International Solid-State Circuits Conference, pp. 430+417, 2006 IEEE International Solid-State Circuits Conference, ISSCC, San Francisco, CA, United States, 06/2/6.

Kumagai K, Yang C, Izumino H, Narita N, Shinjo K, Iwashita SI その他. System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTV. In 2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers. 2006. p. 430+417. 1696226. (Digest of Technical Papers - IEEE International Solid-State Circuits Conference).

@inproceedings{71c6778b5d824747a51f915dbc83222c,

title = "System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTV",

abstract = "System-in-silicon (SiS) is a multi-chip architecture to realize wide bandwidth communication between logic and memory with low power. The application of SiS to H.264/AVC motion estimation is presented. DRAM is integrated with 23.1 Gb/s bandwidth and 1.6pJ/b data transfer efficiency, realizing real-time 1080HDTV processing with 263.1GB/S.",

author = "Kouichi Kumagai and Changqi Yang and Hitoshi Izumino and Nobuyuki Narita and Keisuke Shinjo and Iwashita, {Shin Ichi} and Yuji Nakaoka and Tomohiro Kawamura and Hideo Komabashiri and Tsukasa Minato and Atsushi Ambo and Takamasa Suzuki and Zhenyu Liu and Yang Song and Satoshi Goto and Takeshi Ikenaga and Yoshihiro Mabuchi and Kenji Yoshida",

year = "2006",

month = dec,

day = "1",

language = "English",

isbn = "1424400791",

series = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

pages = "430+417",

booktitle = "2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers",

note = "2006 IEEE International Solid-State Circuits Conference, ISSCC ; Conference date: 06-02-2006 Through 09-02-2006",

}

TY - GEN

T1 - System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTV

AU - Kumagai, Kouichi

AU - Yang, Changqi

AU - Izumino, Hitoshi

AU - Narita, Nobuyuki

AU - Shinjo, Keisuke

AU - Iwashita, Shin Ichi

AU - Nakaoka, Yuji

AU - Kawamura, Tomohiro

AU - Komabashiri, Hideo

AU - Minato, Tsukasa

AU - Ambo, Atsushi

AU - Suzuki, Takamasa

AU - Liu, Zhenyu

AU - Song, Yang

AU - Goto, Satoshi

AU - Ikenaga, Takeshi

AU - Mabuchi, Yoshihiro

AU - Yoshida, Kenji

PY - 2006/12/1

Y1 - 2006/12/1

N2 - System-in-silicon (SiS) is a multi-chip architecture to realize wide bandwidth communication between logic and memory with low power. The application of SiS to H.264/AVC motion estimation is presented. DRAM is integrated with 23.1 Gb/s bandwidth and 1.6pJ/b data transfer efficiency, realizing real-time 1080HDTV processing with 263.1GB/S.

AB - System-in-silicon (SiS) is a multi-chip architecture to realize wide bandwidth communication between logic and memory with low power. The application of SiS to H.264/AVC motion estimation is presented. DRAM is integrated with 23.1 Gb/s bandwidth and 1.6pJ/b data transfer efficiency, realizing real-time 1080HDTV processing with 263.1GB/S.

UR - http://www.scopus.com/inward/record.url?scp=33846200137&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33846200137&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:33846200137

SN - 1424400791

SN - 9781424400799

T3 - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

SP - 430+417

BT - 2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers

T2 - 2006 IEEE International Solid-State Circuits Conference, ISSCC

Y2 - 6 February 2006 through 9 February 2006

ER -

System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTV

抄録

出版物シリーズ

Conference

ASJC Scopus subject areas

他のファイルとリンク

フィンガープリント

引用スタイル