VLSI chip set for a small mainframe processor.

S. Yamada; T. Sano; M. Saito; M. Motohashi; H. Oki; H. Tsuruya

VLSI chip set for a small mainframe processor.

S. Yamada^*, T. Sano, M. Saito, M. Motohashi, H. Oki, H. Tsuruya

^*この研究の対応する著者

研究成果: Conference article › 査読

抄録

A CMOS VLSI chip set, which consists of three chips including a chip with 495,000 transistors, 0.8-ns gate delay, and a 12-ns RAM, has been developed to achieve a high-performance 32-bit mainframe processor. This chip set uses a 1.2-μm double-diffused-drain transistor, double-layer metallization technology and a sophisticated CAD (computer-aided design) system. Each chip is mounted on a 288-pin surface-mount pin grid array package. A one-board CPU can be realized by assembling the chip set on a multilayer printed wiring board with RAMs and interface LSIs.

本文言語	English
ページ（範囲）	24.6/1-4
ジャーナル	Proceedings of the Custom Integrated Circuits Conference
出版ステータス	Published - 1988
外部発表	はい

ASJC Scopus subject areas

電子工学および電気工学

他のファイルとリンク

引用スタイル

@article{50867edbc48c464f9cdafbae7c75c2ad,

title = "VLSI chip set for a small mainframe processor.",

abstract = "A CMOS VLSI chip set, which consists of three chips including a chip with 495,000 transistors, 0.8-ns gate delay, and a 12-ns RAM, has been developed to achieve a high-performance 32-bit mainframe processor. This chip set uses a 1.2-μm double-diffused-drain transistor, double-layer metallization technology and a sophisticated CAD (computer-aided design) system. Each chip is mounted on a 288-pin surface-mount pin grid array package. A one-board CPU can be realized by assembling the chip set on a multilayer printed wiring board with RAMs and interface LSIs.",

author = "S. Yamada and T. Sano and M. Saito and M. Motohashi and H. Oki and H. Tsuruya",

year = "1988",

language = "English",

pages = "24.6/1--4",

journal = "Proceedings of the Custom Integrated Circuits Conference",

issn = "0886-5930",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - VLSI chip set for a small mainframe processor.

AU - Yamada, S.

AU - Sano, T.

AU - Saito, M.

AU - Motohashi, M.

AU - Oki, H.

AU - Tsuruya, H.

PY - 1988

Y1 - 1988

N2 - A CMOS VLSI chip set, which consists of three chips including a chip with 495,000 transistors, 0.8-ns gate delay, and a 12-ns RAM, has been developed to achieve a high-performance 32-bit mainframe processor. This chip set uses a 1.2-μm double-diffused-drain transistor, double-layer metallization technology and a sophisticated CAD (computer-aided design) system. Each chip is mounted on a 288-pin surface-mount pin grid array package. A one-board CPU can be realized by assembling the chip set on a multilayer printed wiring board with RAMs and interface LSIs.

AB - A CMOS VLSI chip set, which consists of three chips including a chip with 495,000 transistors, 0.8-ns gate delay, and a 12-ns RAM, has been developed to achieve a high-performance 32-bit mainframe processor. This chip set uses a 1.2-μm double-diffused-drain transistor, double-layer metallization technology and a sophisticated CAD (computer-aided design) system. Each chip is mounted on a 288-pin surface-mount pin grid array package. A one-board CPU can be realized by assembling the chip set on a multilayer printed wiring board with RAMs and interface LSIs.

UR - http://www.scopus.com/inward/record.url?scp=0024134555&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024134555&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0024134555

SN - 0886-5930

SP - 24.6/1-4

JO - Proceedings of the Custom Integrated Circuits Conference

JF - Proceedings of the Custom Integrated Circuits Conference

ER -

VLSI chip set for a small mainframe processor.

抄録

ASJC Scopus subject areas

他のファイルとリンク

フィンガープリント

引用スタイル