VLSI implementation of a fast intra prediction algorithm for H.264/AVC encoding

Youhua Shi; Kenta Tokumitsu; Nozomu Togawa; Masao Yanagisawa; Tatsuo Ohtsuki

doi:10.1109/APCCAS.2010.5774925

VLSI implementation of a fast intra prediction algorithm for H.264/AVC encoding

Youhua Shi^*, Kenta Tokumitsu, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki

^*この研究の対応する著者

基幹理工学部

研究成果: Conference contribution

2 被引用数 (Scopus)

抄録

Intra-frame coding is one of the most important technologies in H.264/AVC, which made significant contributions to the enhancement of coding efficiency of H.264/AVC at the cost of computation complexity. To address this problem, in this paper we present an efficient VLSI implementation of a computation efficient intra prediction algorithm for H.264/AVC encoding. Unlike most of existing fast intra-mode selection techniques, in the proposed method the directional differences are computed using a few selected original pixels to obtain the candidate modes with the minimal direction cost. The proposed method is hardware-friendly and provides more processing parallelism for H.264 intra-frame encoding with less overhead and less power consumption, which is expected to be utilized as a favourable accelerator hardware module in a real-time HDTV (1920×1080p) H.264 encoder.

本文言語	English
ホスト出版物のタイトル	Proceedings of the 2010 Asia Pacific Conference on Circuit and System, APCCAS 2010
ページ	1139-1142
ページ数	4
DOI	https://doi.org/10.1109/APCCAS.2010.5774925
出版ステータス	Published - 2010 12月 1
イベント	2010 Asia Pacific Conference on Circuit and System, APCCAS 2010 - Kuala Lumpur, Malaysia 継続期間: 2010 12月 6 → 2010 12月 9

出版物シリーズ

名前	IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

Conference

Conference	2010 Asia Pacific Conference on Circuit and System, APCCAS 2010
国/地域	Malaysia
City	Kuala Lumpur
Period	10/12/6 → 10/12/9

ASJC Scopus subject areas

電子工学および電気工学

文献へのアクセス

10.1109/APCCAS.2010.5774925

他のファイルとリンク

引用スタイル

Shi, Y., Tokumitsu, K., Togawa, N., Yanagisawa, M., & Ohtsuki, T. (2010). VLSI implementation of a fast intra prediction algorithm for H.264/AVC encoding. In Proceedings of the 2010 Asia Pacific Conference on Circuit and System, APCCAS 2010 (pp. 1139-1142). Article 5774925 (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS). https://doi.org/10.1109/APCCAS.2010.5774925

Shi, Y, Tokumitsu, K, Togawa, N , Yanagisawa, M & Ohtsuki, T 2010, VLSI implementation of a fast intra prediction algorithm for H.264/AVC encoding. in Proceedings of the 2010 Asia Pacific Conference on Circuit and System, APCCAS 2010., 5774925, IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS, pp. 1139-1142, 2010 Asia Pacific Conference on Circuit and System, APCCAS 2010, Kuala Lumpur, Malaysia, 10/12/6. https://doi.org/10.1109/APCCAS.2010.5774925

@inproceedings{ce35f0d5a32947a9be4ef63d9b293c95,

title = "VLSI implementation of a fast intra prediction algorithm for H.264/AVC encoding",

abstract = "Intra-frame coding is one of the most important technologies in H.264/AVC, which made significant contributions to the enhancement of coding efficiency of H.264/AVC at the cost of computation complexity. To address this problem, in this paper we present an efficient VLSI implementation of a computation efficient intra prediction algorithm for H.264/AVC encoding. Unlike most of existing fast intra-mode selection techniques, in the proposed method the directional differences are computed using a few selected original pixels to obtain the candidate modes with the minimal direction cost. The proposed method is hardware-friendly and provides more processing parallelism for H.264 intra-frame encoding with less overhead and less power consumption, which is expected to be utilized as a favourable accelerator hardware module in a real-time HDTV (1920×1080p) H.264 encoder.",

keywords = "H.264 encoding, Intra prediction, computation efficient, hardware implementation",

author = "Youhua Shi and Kenta Tokumitsu and Nozomu Togawa and Masao Yanagisawa and Tatsuo Ohtsuki",

year = "2010",

month = dec,

day = "1",

doi = "10.1109/APCCAS.2010.5774925",

language = "English",

isbn = "9781424474561",

series = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",

pages = "1139--1142",

booktitle = "Proceedings of the 2010 Asia Pacific Conference on Circuit and System, APCCAS 2010",

note = "2010 Asia Pacific Conference on Circuit and System, APCCAS 2010 ; Conference date: 06-12-2010 Through 09-12-2010",

}

TY - GEN

T1 - VLSI implementation of a fast intra prediction algorithm for H.264/AVC encoding

AU - Shi, Youhua

AU - Tokumitsu, Kenta

AU - Togawa, Nozomu

AU - Yanagisawa, Masao

AU - Ohtsuki, Tatsuo

PY - 2010/12/1

Y1 - 2010/12/1

N2 - Intra-frame coding is one of the most important technologies in H.264/AVC, which made significant contributions to the enhancement of coding efficiency of H.264/AVC at the cost of computation complexity. To address this problem, in this paper we present an efficient VLSI implementation of a computation efficient intra prediction algorithm for H.264/AVC encoding. Unlike most of existing fast intra-mode selection techniques, in the proposed method the directional differences are computed using a few selected original pixels to obtain the candidate modes with the minimal direction cost. The proposed method is hardware-friendly and provides more processing parallelism for H.264 intra-frame encoding with less overhead and less power consumption, which is expected to be utilized as a favourable accelerator hardware module in a real-time HDTV (1920×1080p) H.264 encoder.

AB - Intra-frame coding is one of the most important technologies in H.264/AVC, which made significant contributions to the enhancement of coding efficiency of H.264/AVC at the cost of computation complexity. To address this problem, in this paper we present an efficient VLSI implementation of a computation efficient intra prediction algorithm for H.264/AVC encoding. Unlike most of existing fast intra-mode selection techniques, in the proposed method the directional differences are computed using a few selected original pixels to obtain the candidate modes with the minimal direction cost. The proposed method is hardware-friendly and provides more processing parallelism for H.264 intra-frame encoding with less overhead and less power consumption, which is expected to be utilized as a favourable accelerator hardware module in a real-time HDTV (1920×1080p) H.264 encoder.

KW - H.264 encoding

KW - Intra prediction

KW - computation efficient

KW - hardware implementation

UR - http://www.scopus.com/inward/record.url?scp=79959235056&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79959235056&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2010.5774925

DO - 10.1109/APCCAS.2010.5774925

M3 - Conference contribution

AN - SCOPUS:79959235056

SN - 9781424474561

T3 - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

SP - 1139

EP - 1142

BT - Proceedings of the 2010 Asia Pacific Conference on Circuit and System, APCCAS 2010

T2 - 2010 Asia Pacific Conference on Circuit and System, APCCAS 2010

Y2 - 6 December 2010 through 9 December 2010

ER -

VLSI implementation of a fast intra prediction algorithm for H.264/AVC encoding

抄録

出版物シリーズ

Conference

ASJC Scopus subject areas

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル