TY - JOUR
T1 - Voltage and level-shifter assignment driven floorplanning
AU - Yu, Bei
AU - Dong, Sheqin
AU - Chen, Song
AU - Goto, Satoshi
PY - 2009/12
Y1 - 2009/12
N2 - Low Power Design has become a significant requirement when the CMOS technology entered the nanometer era. Multiple-Supply Voltage (MSV) is a popular and effective method for both dynamic and static power reduction while maintaining performance. Level shifters may cause area and Interconnect Length Overhead (ILO), and should be considered at both floorplanning and post-floorplanning stages. In this paper, we propose a two phases algorithm framework, called VLSAF, to solve voltage and level shifter assignment problem. At floorplanning phase, we use a convex cost network flow algorithm to assign voltage and a minimum cost flow algorithm to handle level-shifter assignment. At post-floorplanning phase, a heuristic method is adopted to redistribute white spaces and calculate the positions and shapes of level shifters. The experimental results show VLSAF is effective.
AB - Low Power Design has become a significant requirement when the CMOS technology entered the nanometer era. Multiple-Supply Voltage (MSV) is a popular and effective method for both dynamic and static power reduction while maintaining performance. Level shifters may cause area and Interconnect Length Overhead (ILO), and should be considered at both floorplanning and post-floorplanning stages. In this paper, we propose a two phases algorithm framework, called VLSAF, to solve voltage and level shifter assignment problem. At floorplanning phase, we use a convex cost network flow algorithm to assign voltage and a minimum cost flow algorithm to handle level-shifter assignment. At post-floorplanning phase, a heuristic method is adopted to redistribute white spaces and calculate the positions and shapes of level shifters. The experimental results show VLSAF is effective.
KW - Convex network flow
KW - Level shifter assignment
KW - Voltage assignment
KW - Voltage-island
KW - White space redistribution
UR - http://www.scopus.com/inward/record.url?scp=84865572144&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84865572144&partnerID=8YFLogxK
U2 - 10.1587/transfun.E92.A.2990
DO - 10.1587/transfun.E92.A.2990
M3 - Article
AN - SCOPUS:84865572144
SN - 0916-8508
VL - E92-A
SP - 2990
EP - 2997
JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
IS - 12
ER -